| 전자부품 데이터시트 검색엔진 |
|
MAXQ3180-RAN+ 데이터시트(PDF) 4 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAXQ3180-RAN+ 데이터시트(HTML) 4 Page - Maxim Integrated Products |
|
4 / 48 page ![]() Low-Power, Multifunction, Polyphase AFE 4 _______________________________________________________________________________________ ELECTRICAL CHARACTERISTICS (continued) (AVDD = DVDD = VRST to 3.6V, TA = -40°C to +85°C, unless otherwise noted.) (Note 3) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS SPI SLAVE-MODE INTERFACE TIMING SCLK Input Pulse-Width High tSCH 4 x tCLCL ns SCLK Input Pulse-Width Low tSCL 4 x tCLCL ns SSEL Low to First SCLK Edge (Slave Enable) tSE 4 x tCLCL ns Last SCLK Edge to SSEL High (Slave Disable) tSD 2 x tCLCL ns MOSI Valid to SCLK Sample Edge (MOSI Setup) tSIS 3 x tCLCL ns SCLK Sample Edge to MOSI Change (MOSI Hold) tSIH tCLCL ns SCLK Shift Edge to MISO Valid (MISO Hold) tSOV 3 x tCLCL ns Note 1: Specifications guaranteed by design but not production tested. Note 2: Conditions abide to Section 5.6.2.1 per IEC 61036. Note 3: Specifications to -40°C are guaranteed by design and are not production tested. SPI Slave Mode Timing SSEL SHIFT EDGE SAMPLE EDGE SCLK DATA OUTPUT DATA INPUT tS tS tS tM tM tM tS tM tS tM tS tM tS |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |