MK50H27PLCC datasheet(20/56 Pages) STMICROELECTRONICS

20 / 56 page

the receipt of an MSU after having entered congestion. This primitive

indicates that the remote node congestion has abated.

4.1.2.3 Control and Status Register 2 (CSR2)

RAP<3:1> = 2

BIT

NAME

DESCRIPTION

CYCLE

Setting this bit selects a shorter DMA cycle (5 vs 6 SYSCLKs for bursting

or 5 vs 7 SYSCLKs for single DMA). See Figures 7a and 8a for details.

ESEN

Extended Scaler Enable. Setting this bit enables the use of the 16-bit

timer pre-scaler at IADR+24 rather than the 8-bit Scaler at IADR+02.

Using the 16-bit Scaler allows longer timer values at higher SYSCLK

rates. Set ESEN=0 for backward compatibility with the MK50H27.

Reserved, must be written as zeroes.

RSUTE

Received SU Timer Enable. Setting this bit enables a timer for detecting

more than 32xTP time between received Signal Units. If RSUTE=1,

PPRIM=5 will be issued upon expiry of the Received SU Timer. A typi-

cal use for RSUT is to detect breaking of the serial data connection.

11:09

Reserved, must be written as zeroes.

JSS7E

Japanese SS7 Enable. Setting this bit enables TTC JT-Q703 compliance.

When JSS7E=1 the MK50H27 will align using only SIEs, timers Tf, Ts,

To, Ta, and Te will be activated appropriately, and the SUERM will act

in accordance with JT-Q703 requiring interchanging the location of the

T and D fields in the Initialization Block.

If JSS7E=1 the MK50H27 will

NOT comply with all CCITT/ITU, ANSI, or AT&T specifications.

07:00

IADR

The high order 8 bits of the address of the first word (lowest address)

in the Initialization Block.

IADR

must

be written by the Host

prior to issuing an INIT primitive.

4.1.2.4 Control and Status Register 3 (CSR3)

RAP<3:1> = 3

BIT

NAME

DESCRIPTION

15:00

IADR

The low order 16 bits of the address of the first word (lowest address)

in the Initialization Block. Must be written by the Host prior to issu-

ing an INIT primitive. The Initialization block must begin on a word

boundary.

IADR<23:16>

000

IADR <15:00>

MK50H27

20/56

MK50H27PLCC 데이터시트(PDF) 20 Page - STMicroelectronics

MK50H27PLCC 데이터시트(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

데이터시트 다운로드

링크 URL