ST10 datasheet(52/58 Pages) STMICROELECTRONICS

52 / 58 page

ST10F163

52/58

XVI.4.13 - External bus arbitration

1. The ST10F163 will complete the currently running bus cycle before granting bus access.

2. This is the first possibility for BREQ to get active.

3. The CS outputs will be resistive high (pullup) after

64.

VDD =5 V ± 10%

VSS =0 V

TA = 0 to +70 °C

CL (for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 pF

CL (for Port 6, CS) = 100 pF

Parameter

Symbol

Max. CPU Clock

= 25MHz

Variable CPU Clock

1/2TCL = 1 to 25MHz

min.

max.

min.

max.

HOLD input setup time to CLKOUT

t61

–20–

CLKOUT to HLDA high or BREQ low delay

t62

–20–20

CLKOUT to HLDA low or BREQ high delay

t63

–20–20

CSx release

t64

–20–20

CSx drive

t65

-4

Other signals release

t66

–20–20

Other signals drive

t67

-4

Figure 23 : External bus arbitration, releasing the bus

CLKOUT

HOLD

t61

HLDA

t63

Other

Signals

t66

CSx

(On P6.x)

t64

BREQ

t62

ST10 데이터시트(PDF) 52 Page - STMicroelectronics

ST10 데이터시트(HTML) 52 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

데이터시트 다운로드

링크 URL