| 전자부품 데이터시트 검색엔진 |
|
ST10 데이터시트(PDF) 54 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10 데이터시트(HTML) 54 Page - STMicroelectronics |
|
54 / 58 page ![]() ST10F163 54/58 XVI.4.14 - Synchronous serial port timing VCC =5 V ± 10% VSS =0 V TA = 0 to +70 °C CL = 100 pF Table 19 : Synchronous serial port timing characteristics Parameter Symbol Max. Baudrate = 12.5 / 10 MBd Variable Baudrate = 0.5 to 12.5 MBd min. max. min. max. SSP clock cycle time t200 CC 80 / 100 80 /100 4 TCL 512 TCL ns SSP clock high time t201 CC 30 / 40 – / – t200/2 - 10 – ns SSP clock low time t202 CC 30 / 40 – / – t200/2 - 10 – ns SSP clock rise time t203 CC – / – 6 / 6 – 6 ns SSP clock fall time t204 CC – / – 6 / 6 – 6 ns CE active before shift edge t205 CC 30 / 40 – / – t200/2 - 10 – ns CE inactive after latch edge t206 CC 70 / 90 90 / 110 t200 -10 t200 +10 ns Write data valid after shift edge t207 CC – / – 10 / 10 – 10 ns Write data hold after shift edge t208 CC 0 / 0 – / – 0 – ns Write data hold after latch edge t209 CC 34 / 44 46 / 56 t200/2 - 6 t200/2 + 6 ns Read data active after latch edge t210 SR 50 / 60 – / – t200/2 + 10 – ns Read data setup time before latch edge t211 SR 20 / 20 – / – 20 – ns Read data hold time after latch edge t212 SR 0 / 0 – / – 0 – ns Figure 25 : SSP write timing t 204 t 203 SSPCLK SSPCEx SSPDAT t 205 t 207 t 207 t 207 t 208 t 209 t 206 1st Bit Last Bit 2nd Bit t 200 t 201 t 202 1) 3) 2) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |