| 전자부품 데이터시트 검색엔진 |
|
ST10F167 데이터시트(PDF) 65 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F167 데이터시트(HTML) 65 Page - STMicroelectronics |
|
65 / 69 page ![]() 65/69 ST10F167 20.5.10 External Bus Arbitration VDD =5 V ± 5%, VSS =0 V, TA = -40 to +85 °C CL (for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 pF, CL (for Port 6, CS) = 100 pF Table 20.9 External Bus Arbitration Characteristics Parameter Symbol Max. CPU Clock =20 MHz Variable CPU Clock 1/2TCL = 1 to 20 MHz Unit min. max. min. max. HOLD input setup time to CLKOUT t61 SR 35 – 35 – ns CLKOUT to HLDA high or BREQ low delay t 62 CC – 20 – 20 ns CLKOUT to HLDA low or BREQ high delay t 63 CC – 20 – 20 ns CSx release t 64 CC – 20 – 20 ns CSx drive t 65 CC -5 25 -5 25 ns Other signals release t 66 CC – 20 – 20 ns Other signals drive t 67 CC -5 25 -5 25 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |