전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST10F167 데이터시트(PDF) 49 Page - STMicroelectronics

부품명 ST10F167
상세설명  16-BIT MCU WITH 128K BYTE FLASH MEMORY
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F167 데이터시트(HTML) 49 Page - STMicroelectronics

Back Button ST10F167 Datasheet HTML 45Page - STMicroelectronics ST10F167 Datasheet HTML 46Page - STMicroelectronics ST10F167 Datasheet HTML 47Page - STMicroelectronics ST10F167 Datasheet HTML 48Page - STMicroelectronics ST10F167 Datasheet HTML 49Page - STMicroelectronics ST10F167 Datasheet HTML 50Page - STMicroelectronics ST10F167 Datasheet HTML 51Page - STMicroelectronics ST10F167 Datasheet HTML 52Page - STMicroelectronics ST10F167 Datasheet HTML 53Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 69 page
background image
49/69
ST10F167
20.5.4 Phase Locked Loop
When pin P0.15 (P0H.7) is high (‘1’) during reset
the on-chip phase locked loop is enabled and pro-
vides the CPU clock. The PLL multiplies the input
frequency by 4 (i.e. fCPU =fXTAL * 4). With every
fourth transition of fXTAL the PLL circuit synchro-
nizes the CPU clock to the input clock. This syn-
chronization is done smoothly, i.e. the CPU clock
frequency does not change abruptly.
Due to this adaptation to the input clock the fre-
quency of fCPU is constantly adjusted so it is
locked to fXTAL. The slight variation causes a jitter
of fCPU which also effects the duration of individual
TCLs.
The timings listed in the AC Characteristics that re-
fer to TCLs therefore must be calculated using the
minimum TCL that is possible under the respective
circumstances.
The actual minimum value for TCL depends on the
jitter of the PLL. As the PLL is constantly adjusting
its output frequency so that it remains locked to the
applied input frequency (crystal or oscillator) the
relative deviation for periods of more than one TCL
is lower than for one single TCL (see formula and
figure below).
For a period of
N * TCL the minimum value is com-
puted using the corresponding deviation DN:
where
N = number of consecutive TCLs and
1
≤ N ≤ 40.
So for a period of 3 TCLs (i.e.
N = 3):
This is especially important for bus cycles using
waitstates and e.g. for the operation of timers, se-
rial interfaces, etc. For all slower operations and
longer periods (e.g. pulse train generation or
measurement, lower baudrates, etc.) the deviation
caused by the PLL jitter is negligible.
Figure 20.5
Approximated Maximum PLL Jitter
TCL
mi n
TCL
NO M * 1lD N l )
100
§
–
(
=
D
N
4
N15
) %
[]
⁄
–
(
±
=
D
3
43 15
⁄
–
=
3.8%
=
TCL
min
TCL
NO M
1
3.8 100
⁄
–
()
×
=
TCL
NO M
0.962
×
=
24.1nsec@f
CP U
20MHz
=
()
32
16
8
4
2
±1
±2
±3
±4
Max.jitter [%]
N
This approximated formula is valid for
1
≤ N ≤ 40 and 10MHz ≤ f
CPU ≤ 20MHz.
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com