ST10 datasheet(44/65 Pages) STMICROELECTRONICS

44 / 65 page

ST10C167

44/65

The real minimum value for TCL depends on the

jitter of the PLL. The PLL tunes FCPU to keep it

locked on FXTAL. The relative deviation of TCL is

the maximum when it is refered to one TCL

period. It decreases according to the formula and

to the Figure 12 given below. For

N periods of

TCL the minimum value is computed using the

corresponding deviation DN:

where

N = number of consecutive TCL periods

and 1

≤ N ≤ 40. So for a duration of 3 TCL periods

(N = 3):

= 4 - 3/15 = 3.8%

3TCLmin = 3TCLNOM x (1 - 3.8/100)

= 3TCLNOM x 0.962

3TCLmin = (57.72ns at fCPU = 25MHz)

This is especially important for bus cycles using

wait states and for the operation of timers, serial

interfaces, etc. For all slower operations and

longer periods (e.g. pulse train generation or

measurement,

lower

Baud

rates,

etc.)

the

deviation caused by the PLL jitter is negligible.

XX.4.7 - Memory cycle variables

The tables below use three variables which are derived from the BUSCONx registers and represent the

special characteristics of the programmed memory cycle. The following table describes how these

variables are to be computed.

TCL

MI N

TCL

NO M

100

-------------

–







4N 15

) %

[]

⁄

–

(

Figure 12 : Approximated maximum PLL jitter

Symbol

Description

Values

ALE Extension

TCL * <ALECTL>

Memory Cycle Time wait states

2TCL * (15 - <MCTC>)

Memory Tristate Time

2TCL * (1 - <MTTC>)

±1

±2

±3

±4

Max.jitter [%]

This approximated formula is valid for

≤ N ≤ 40 and 10MHz ≤ f

CPU ≤ 25MHz.

XX - ELECTRICAL CHARACTERISTICS (continued)

ST10 데이터시트(PDF) 44 Page - STMicroelectronics

ST10 데이터시트(HTML) 44 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

데이터시트 다운로드

링크 URL