전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72260G 데이터시트(PDF) 20 Page - STMicroelectronics

부품명 ST72260G
상세설명  8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72260G 데이터시트(HTML) 20 Page - STMicroelectronics

Back Button ST72260G Datasheet HTML 16Page - STMicroelectronics ST72260G Datasheet HTML 17Page - STMicroelectronics ST72260G Datasheet HTML 18Page - STMicroelectronics ST72260G Datasheet HTML 19Page - STMicroelectronics ST72260G Datasheet HTML 20Page - STMicroelectronics ST72260G Datasheet HTML 21Page - STMicroelectronics ST72260G Datasheet HTML 22Page - STMicroelectronics ST72260G Datasheet HTML 23Page - STMicroelectronics ST72260G Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 171 page
background image
ST72260G, ST72262G, ST72264G
20/171
6 SUPPLY, RESET AND CLOCK MANAGEMENT
The device includes a range of utility features for
securing the application in critical situations (for
example in case of a power brown-out), and re-
ducing the number of external components. An
overview is shown in Figure 10.
For more details, refer to dedicated parametric
section.
Main Features
s
Optional PLL for multiplying the frequency by 2
(not to be used with internal RC oscillator)
s
Reset Sequence Manager (RSM)
s
Multi-Oscillator Clock Management (MO)
– 4 Crystal/Ceramic resonator oscillators
– 1 Internal RC oscillator
s
System Integrity Management (SI)
– Main supply Low Voltage Detector (LVD)
– Auxiliary Voltage Detector (AVD) with inter-
rupt capability for monitoring the main supply
– Clock Security System (CSS) with Clock Filter
and Backup Safe Oscillator (enabled by op-
tion byte)
6.1 PHASE LOCKED LOOP
If the clock frequency input to the PLL is in the 2 to
4 MHz range, the PLL can be used to multiply the
frequency by two to obtain an fOSC2 of 4 to 8 MHz.
The PLL is enabled by option byte. If the PLL is
disabled, then fOSC2 = fOSC/2.
Caution: The PLL is not recommended for appli-
cations where timing accuracy is required. See
“PLL Characteristics” on page 134.
Figure 9. PLL Block Diagram
Figure 10. Clock, Reset and Supply Block Diagram
0
1
PLL OPTION BIT
PLL x 2
fOSC2
/ 2
fOSC
LOW VOLTAGE
DETECTOR
(LVD)
fOSC2
AUXILIARY VOLTAGE
DETECTOR
(AVD)
MULTI-
OSCILLATOR
(MO)
OSC1
RESET
VSS
VDD
RESET SEQUENCE
MANAGER
(RSM)
CLOCK
FILTER
SAFE
OSC
CLOCK SECURITY SYSTEM
(CSS)
OSC2
MAIN CLOCK
CSS Interrupt Request
AVD Interrupt Request
CONTROLLER
PLL
SYSTEM INTEGRITY MANAGEMENT
WATCHDOG
SICSR
TIMER (WDG)
WITH REALTIME
CLOCK (MCC/RTC)
AVD AVD LVD
RF
CSS
IE
IE
CSS
D
WDG
RF
fOSC
fOSC2
(option)
0
F
fCPU
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com