| 전자부품 데이터시트 검색엔진 |
|
MSC7119 데이터시트(PDF) 43 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC7119 데이터시트(HTML) 43 Page - Freescale Semiconductor, Inc |
|
43 / 60 page ![]() Hardware Design Considerations MSC7119 Data Sheet, Rev. 8 Freescale Semiconductor 43 3.2.2.1 Case 1 The power-up sequence is as follows: 1. Turn on the VDDIO (3.3 V) supply first. 2. Turn on the VDDC (1.2 V) supply second. 3. Turn on the VDDM (2.5 V) supply third. 4. Turn on the VREF (1.25 V) supply fourth (last). The power-down sequence is as follows: 1. Turn off the VREF (1.25 V) supply first. 2. Turn off the VDDM (2.5 V) supply second. 3. Turn off the VDDC (1.2 V) supply third. 4. Turn of the VDDIO (3.3 V) supply fourth (last). Use the following guidelines: • Make sure that the time interval between the ramp-down of VDDIO and VDDC is less than 10 ms. • Make sure that the time interval between the ramp-up or ramp-down for VDDC and VDDM is less than 10 ms for power-up and power-down. • Refer to Figure 30 for relative timing for power sequencing case 1. Figure 30. Voltage Sequencing Case 1 Time Ramp-down Ramp-up VDDIO = 3.3 V VDDM = 2.5 V VDDC = 1.2 V VREF = 1.25 V <10 ms <10 ms <10 ms <10 ms |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |