MSC7119 datasheet(20/60 Pages) FREESCALE

20 / 60 page

MSC7119 Data Sheet, Rev. 8

Electrical Characteristics

Freescale Semiconductor

Table 6 lists the DDR DRAM capacitance.

Tri-state (high impedance off state) leakage current,

VIN = VDDIO

IOZ

–1.0

0.09

µA

Signal low input current, VIL = 0.4 V

–1.0

0.09

µA

Signal high input current, VIH = 2.0 V

–1.0

0.09

µA

Output high voltage, IOH = –2 mA, except open drain pins

VOH

2.0

3.0

—

Output low voltage, IOL= 5 mA

VOL

—0

0.4

Typical power at 300 MHz5

—

324.0

—

Notes:

The value of VDDM at the MSC7119 device must remain within 50 mV of VDDM at the DRAM device at all times.

VREF must be equal to 50% of VDDM and track VDDM variations as measured at the receiver. Peak-to-peak noise must not

exceed ±2% of the DC value.

VTT is not applied directly to the MSC7119 device. It is the level measured at the far end signal termination. It should be equal

to VREF. This rail should track variations in the DC level of VREF.

Output leakage for the memory interface is measured with all outputs disabled, 0 V

≤ VOUT ≤ VDDM.

The core power values were measured.using a standard EFR pattern at typical conditions (25°C, 300 MHz, 1.2 V core).

Table 6. DDR DRAM Capacitance

Parameter/Condition

Symbol

Max

Unit

Input/output capacitance: DQ, DQS

CIO

Delta input/output capacitance: DQ, DQS

CDIO

Note:

These values were measured under the following conditions:

• VDDM = 2.5 V ± 0.125 V

• f = 1 MHz

• TA = 25°C

• VOUT = VDDM/2

• VOUT (peak to peak) = 0.2 V

Table 5. DC Electrical Characteristics (continued)

Characteristic

Symbol

Min

Typical

Max

Unit

MSC7119 데이터시트(PDF) 20 Page - Freescale Semiconductor, Inc

MSC7119 데이터시트(HTML) 20 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

데이터시트 다운로드

링크 URL