전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HS4318ESS01H 데이터시트(PDF) 12 Page - Renesas Technology Corp

부품명 HS4318ESS01H
상세설명  microcomputer designed to increase program productivity
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HS4318ESS01H 데이터시트(HTML) 12 Page - Renesas Technology Corp

Back Button HS4318ESS01H Datasheet HTML 8Page - Renesas Technology Corp HS4318ESS01H Datasheet HTML 9Page - Renesas Technology Corp HS4318ESS01H Datasheet HTML 10Page - Renesas Technology Corp HS4318ESS01H Datasheet HTML 11Page - Renesas Technology Corp HS4318ESS01H Datasheet HTML 12Page - Renesas Technology Corp HS4318ESS01H Datasheet HTML 13Page - Renesas Technology Corp HS4318ESS01H Datasheet HTML 14Page - Renesas Technology Corp HS4318ESS01H Datasheet HTML 15Page - Renesas Technology Corp HS4318ESS01H Datasheet HTML 16Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 68 page
background image
HD404318 Series
10
Table 1
Initial Values of Flags after MCU Reset
Item
Initial Value
Interrupt flags/mask
Interrupt enable flag (IE)
0
Interrupt request flag (IF)
0
Interrupt mask (IM)
1
Bit registers
Watchdog timer on flag (WDON)
0
A/D start flag (ADSF)
0
Input capture status flag (ICSF)
0
Input capture error flag (ICEF)
0
I
AD off flag (IAOF)
0
RAM enable flag (RAME)
0
Bit 3
Bit 2
Bit 1
Bit 0
IMTA
(IM of timer A)
IFTA
(IF of timer A)
IM1
(IM of
INT1)
IF1
(IF of
INT1)
IMTC
(IM of timer C)
IFTC
(IF of timer C)
IMTB
(IM of timer B)
IFTB
(IF of timer B)
IMS
(IM of serial)
IFS
(IF of serial)
IMAD
(IM of A/D)
IFAD
(IF of A/D)
$0000
$0001
$0002
$0003
Interrupt control bits area
IM0
(IM of
INT0)
IF0
(IF of
INT0)
RSP
(Reset SP bit)
IE
(Interrupt
enable flag)
ICSF
(Input capture
status flag)
$020
$021
$022
$023
Register flag area
ADSF
(A/D start flag)
WDON
(Watchdog
on flag)
Not used
ICEF
(Input capture
error flag)
RAME
(RAM enable
flag)
IF: Interrupt
request flag
IM: Interrupt
mask
IE: Interrupt
enable flag
SP: Stack pointer
Bit 3
Bit 2
Bit 1
Bit 0
RAM Address
IAOF
(IAD off flag)
Not used
Not used
Figure 3 Interrupt Control Bits and Register Flag Areas Configuration



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com