HD404849FS datasheet(25/127 Pages) RENESAS

25 / 127 page

HD404849 Series

Interrupt Enable Flag (IE: $000, Bit 0): Controls the entire interrupt process. It is reset by the interrupt

processing and set by the RTNI instruction, as listed in table 4.

Table 4 Interrupt Enable Flag (IE: $000, Bit 0)

Interrupt Enabled/Disabled

Disabled

Enabled

External Interrupts (

INT

0, INT1, INT2, INT3): There are four external interrupt signals.

External Interrupt Request Flags (IF0–IF3: $000, $001, $022): IF0 and IF1 are set when the signals

input to

INT

0 and INT1 are falling, and IF2 and IF3 are set when the signals input to INT2 and INT3 are

rising or falling, as listed in table 5. The INT

2 and INT3 interrupt edges are selected by the detection edge

select registers (ESR1, ESR2: $026, $027) as shown in figures 12 and 13.

Table 5 External Interrupt Request Flags (IF0–IF3: $000, $001, $022)

IF0–IF3

Interrupt Request

0No

Yes

Bit

Initial value

Read/Write

Bit name

ESR13

ESR12

ESR10

ESR11

Detection edge selection register 1 (ESR1: $026)

ESR11

ESR10

INT2 detection edge

No detection

Falling-edge detection

Rising-edge detection

Double-edge detection

ESR13

ESR12

INT3 detection edge

No detection

Falling-edge detection

Rising-edge detection

Double-edge detection

Note:

Both falling and rising edges are detected.

Figure 12 Detection Edge Selection Register 1 (ESR1)

HD404849FS 데이터시트(PDF) 25 Page - Renesas Technology Corp

HD404849FS 데이터시트(HTML) 25 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL