7516 datasheet(37/90 Pages) RENESAS

37 / 90 page

Rev.1.01

Jul 01, 2003

page 37 of 89

7516 Group

START/STOP

condition

control register

Oscillation

frequency

f(XIN) (MHz)

Fig. 39 Address data communication format

Fig. 38 Structure of I2C START/STOP condition control register

Note: Do not set an odd number to the START/STOP condition set bit (SSC4 to SSC0).

Table 12 Recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency

Main clock

divide ratio

System

clock

(MHz)

SCL release time

(

µs)

Setup time

(

µs)

Hold time

(

µs)

XXX11010

XXX11000

XXX00100

XXX01100

XXX01010

XXX00100

3.375

µs (13.5 cycles)

3.125

µs (12.5 cycles)

2.5

µs (2.5 cycles)

3.25

µs (6.5 cycles)

2.75

µs (5.5 cycles)

2.5

µs (2.5 cycles)

6.75

µs (27 cycles)

6.25

µs (25 cycles)

5.0

µs (5 cycles)

6.5

µs (13 cycles)

5.5

µs (11 cycles)

5.0

µs (5 cycles)

3.375

µs (13.5 cycles)

3.125

µs (12.5 cycles)

2.5

µs (2.5 cycles)

3.25

µs (6.5 cycles)

2.75

µs (5.5 cycles)

2.5

µs (2.5 cycles)

b7b0

I2C START/STOP condition

control register

START/STOP condition set bit

SCL/SDA interrupt pin polarity

selection bit

0 :Falling edge active

1 :Rising edge active

SCL/SDA interrupt pin selection bit

0 :SDA valid

1 :SCL valid

Reserved

Do not write “1” to this bit.

SIS SIP SSC4SSC3SSC2SSC1SSC0

(S2D : address 003016)

Slave address R/W

Data

A/A

Data

7 bits

“0”

1 to 8 bits

(1) A master-transmitter transnmits data to a slave-receiver

Slave addressR/W

Data

7 bits

“1”

1 to 8 bits1 to 8 bits

(2) A master-receiver receives data from a slave-transmitter

7 bits

“0”

8 bits

(3) A master-transmitter transmits data to a slave-receiver with a 10-bit address

1 to 8 bits1 to 8 bits

R/W

Slave address

1st 7 bits

Slave address

2nd bytes

AData

Data

A/A

7 bits

“0”

8 bits

(4) A master-receiver receives data from a slave-transmitter with a 10-bit address

S : START condition

A : ACK bit

Sr : Restart condition

P : STOP condition

R/W : Read/Write bit

7 bits

“1”

1 to 8 bits1 to 8 bits

R/W

Slave address

1st 7 bits

Slave address

2nd bytes

Slave address

1st 7 bits

R/W

Data

: Master to slave

: Slave to master

7516 데이터시트(PDF) 37 Page - Renesas Technology Corp

7516 데이터시트(HTML) 37 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL