7516 datasheet(21/90 Pages) RENESAS

21 / 90 page

Rev.1.01

Jul 01, 2003

page 21 of 89

7516 Group

Fig. 17 Block diagram of timer X, timer Y, timer 1, and timer 2

“1”

“0”

P27/CNTR0/SRDY1

P40/CNTR1

“0”

“1”

“0”

“1”

Prescaler X latch (8)

Prescaler X (8)

Timer X latch (8)

Timer X (8)

To timer X interrupt

request bit

Toggle flip-flop

Timer X count stop bit

Pulse width

measurement

mode

Event

counter

mode

To CNTR0 interrupt

request bit

Pulse output mode

Port P27

latch

Port P27

direction register

CNTR0 active

edge selection

bit

Timer X latch write pulse

Pulse output mode

Timer mode

Pulse output mode

Prescaler Y latch (8)

Prescaler Y (8)

Timer Y latch (8)

Timer Y (8)

To timer Y interrupt

request bit

Toggle flip-flop

Timer Y count stop bit

To CNTR1 interrupt

request bit

Pulse output mode

Port P40

latch

Port P40

direction register

CNTR1 active

edge selection

bit

Timer Y latch write pulse

Pulse output mode

Timer mode

Pulse output mode

Data bus

Prescaler 12 latch (8)

Prescaler 12 (8)

Timer 1 latch (8)

Timer 1 (8)

Data bus

Timer 2 latch (8)

Timer 2 (8)

To timer 2 interrupt

request bit

To timer 1 interrupt

request bit

CNTR0 active edge

selection bit

CNTR1 active edge

selection bit

Pulse width

measure-

ment mode

Event

counter

mode

f(XCIN)

Timer 12 count source selection bit

f(XIN)/16

f(XIN)/2

Timer Y count source selection bit

f(XIN)/16

f(XIN)/2

Timer X count source selection bit

f(XIN)/16

(f(XCIN)/16 at low-speed mode)

(f(XCIN)/2 at low-speed mode)

(f(XCIN)/16 at low-speed mode)

(f(XCIN)/2 at low-speed mode)

(f(XCIN)/16 at low-speed mode)

7516 데이터시트(PDF) 21 Page - Renesas Technology Corp

7516 데이터시트(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL