SH7261 datasheet(70/1348 Pages) RENESAS

부품명	SH7261

상세설명	32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

PDF	1348 Pages

Scroll/Zoom	100%

제조업체	RENESAS [Renesas Technology Corp]

홈페이지	http://www.renesas.com

Logo

70 / 1348 page

Section 2 CPU

Rev. 2.00 Sep. 07, 2007 Page 38 of 1312

REJ09B0320-0200

2.3.3

Instruction Format

The instruction formats and the meaning of source and destination operands are described below.

The meaning of the operand depends on the instruction code. The symbols used are as follows:

• xxxx:

Instruction code

• mmmm: Source register

• nnnn:

Destination register

• iiii:

Immediate data

• dddd:

Displacement

Table 2.9

Instruction Formats

Source

Operand

Destination

Operand

Example

0 format

xxxx

—

NOP

—

nnnn: Register

direct

MOVT

Control register or

system register

nnnn: Register

direct

STS

MACH,Rn

R0 (Register direct) nnnn: Register

direct

DIVU

R0,Rn

Control register or

system register

nnnn: Register

indirect with pre-

decrement

STC.L SR,@-Rn

mmmm: Register

direct

R15 (Register

indirect with pre-

decrement)

MOVMU.L

Rm,@-R15

R15 (Register

indirect with post-

increment)

nnnn: Register

direct

MOVMU.L

@R15+,Rn

n format

xxxx

nnnn

R0 (Register direct) nnnn: (Register

indirect with post-

increment)

MOV.L R0,@Rn+

SH7261 데이터시트(PDF) 70 Page - Renesas Technology Corp

SH7261 데이터시트(HTML) 70 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL