SH7052 datasheet(455/919 Pages) RENESAS

455 / 919 page

429

13.1.3

Table 13.1 summarizes the CMT register configuration.

Table 13.1

Channel Name

Abbreviation

R/W

Initial

Value

Address

Access Size

(Bits)

Shared

Compare match timer

start register

CMSTR

R/W

H'0000

H'FFFFF710 8, 16, 32

Compare match timer

control/status register 0

CMCSR0

R/(W)*

H'0000

H'FFFFF712 8, 16, 32

Compare match timer

counter 0

CMCNT0

R/W

H'0000

H'FFFFF714 8, 16, 32

Compare match timer

constant register 0

CMCOR0

R/W

H'FFFF

H'FFFFF716 8, 16, 32

Compare match timer

control/status register 1

CMCSR1

R/(W)*

H'0000

H'FFFFF718 8, 16, 32

Compare match timer

counter 1

CMCNT1

R/W

H'0000

H'FFFFF71A 8, 16, 32

Compare match timer

constant register 1

CMCOR1

R/W

H'FFFF

H'FFFFF71C 8, 16, 32

Notes: 1. The only value that can be written to the CMCSR0 and CMCSR1 CMF bits is a 0 to

clear the flags.

2. With regard to access size, four or five cycles are required for byte access and word

access, and eight or nine cycles for longword access.

SH7052 데이터시트(PDF) 455 Page - Renesas Technology Corp

SH7052 데이터시트(HTML) 455 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL