 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
SH7052 데이터시트(PDF) 102 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7052 데이터시트(HTML) 102 Page - Renesas Technology Corp |
|
|
102 / 919 page  76 6.1.2 Block Diagram Figure 6.1 is a block diagram of the INTC. CPU SR Interrupt request Com- parator CPU/ DMAC request judg- ment Priority ranking judg- ment Input control (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) ISR ICR IPR IPRA, IPRC to IPRL Module bus Bus interface I3 I2 I1 I0 INTC IRQOUT NMI IRQ0 IRQ1 IRQ2 IRQ3 UBC DMAC ATU-II CMT A/D SCI WDT HCAN UBC: DMAC: ATU-II: CMT: A/D: SCI: User break controller Direct memory access controller Advanced timer unit Compare match timer A/D converter Serial communication interface WDT: HCAN: ICR: ISR: IPRA, IPRC to IPRL: SR: Watchdog timer Hitachi controller area network Interrupt control register IRQ status register Interrupt priority level setting registers A, C to L Status register Figure 6.1 INTC Block Diagram |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
