| 전자부품 데이터시트 검색엔진 |
|
SH7052 데이터시트(PDF) 116 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7052 데이터시트(HTML) 116 Page - Renesas Technology Corp |
|
116 / 919 page ![]() 90 • Bit 8—NMI Edge Select (NMIE) Bit 8: NMIE Description 0 Interrupt request is detected on falling edge of NMI input (Initial value) 1 Interrupt request is detected on rising edge of NMI input • Bits 7 to 4—IRQ0 to IRQ3 Sense Select (IRQ0S to IRQ3S): These bits set the IRQ0 to IRQ3 interrupt request detection mode. Bits 7 to 4: IRQ0S to IRQ3S Description 0 Interrupt request is detected on low level of IRQ input (Initial value) 1 Interrupt request is detected on falling edge of IRQ input • Bits 3 to 0—Reserved: These bits always read 0. The write value should always be 0. 6.3.3 IRQ Status Register (ISR) ISR is a 16-bit register that indicates the interrupt request status of the external interrupt input pins IRQ0 to IRQ3. When IRQ interrupts are set to edge detection, held interrupt requests can be withdrawn by writing 0 to IRQnF after reading IRQnF = 1. A reset and hardware standby mode initialize ISR but software standby mode does not. Bit: 15 14 13 12 11 10 9 8 —— —— ——— — Initial value: 0 0 0 0 0 0 0 0 R/W: R R R R R R R R Bit: 7 6 5 4 3 2 1 0 IRQ0F IRQ1F IRQ2F IRQ3F — — — — Initial value: 0 0 0 0 0 0 0 0 R/W: R/W R/W R/W R/W R R R R • Bits 15 to 8—Reserved: These bits always read 0. The write value should always be 0. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |