전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SH7052 데이터시트(PDF) 121 Page - Renesas Technology Corp

부품명 SH7052
상세설명  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 데이터시트(HTML) 121 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 117Page - Renesas Technology Corp SH7052 Datasheet HTML 118Page - Renesas Technology Corp SH7052 Datasheet HTML 119Page - Renesas Technology Corp SH7052 Datasheet HTML 120Page - Renesas Technology Corp SH7052 Datasheet HTML 121Page - Renesas Technology Corp SH7052 Datasheet HTML 122Page - Renesas Technology Corp SH7052 Datasheet HTML 123Page - Renesas Technology Corp SH7052 Datasheet HTML 124Page - Renesas Technology Corp SH7052 Datasheet HTML 125Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 919 page
background image
95
6.5
Interrupt Response Time
Table 6.5 indicates the interrupt response time, which is the time from the occurrence of an
interrupt request until the interrupt exception processing starts and fetching of the first instruction
of the interrupt service routine begins. Figure 6.4 shows an example of pipeline operation when an
IRQ interrupt is accepted.
Table 6.5
Interrupt Response Time
Number of States
Item
NMI, Peripheral
Module
IRQ
Notes
DMAC activation judgment 0 or 1
0
1 state required for interrupt
signals for which DMAC
activation is possible
Compare identified inter-
rupt priority with SR mask
level
23
Wait for completion of
sequence currently being
executed by CPU
X (
≥ 0)
The longest sequence is for
interrupt or address-error
exception processing (X = 4
+ m1 + m2 + m3 + m4). If an
interrupt-masking instruction
follows, however, the time
may be even longer.
Time from start of interrupt
exception processing until
fetch of first instruction of
exception service routine
starts
5 + m1 + m2 + m3
Performs the PC and SR
saves and vector address
fetch.
Interrupt
response
Total: (7 or 8) + m1 +
m2 + m3 + X
8 + m1 + m2 +
m3 + X
time
Minimum: 10
11
0.25 to 0.28 µs at 40 MHz
Maximum: 12 + 2 (m1 + m2 +
m3) + m4
12 + 2 (m1 + m2 +
m3) + m4
0.48 µs at 40 MHz*
Note: * When m1 = m2 = m3 = m4 = 1
m1–m4 are the number of states needed for the following memory accesses.
m1: SR save (longword write)
m2: PC save (longword write)
m3: Vector address read (longword read)
m4: Fetch first instruction of interrupt service routine



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com