SH7052 datasheet(186/919 Pages) RENESAS

186 / 919 page

160

SAR3

DAR3

Data

buffer

Memory

Transfer source

module

Transfer destination

module

Temporary

buffer

The SAR3 value is taken as the address, memory data is read, and the value is stored in the

temporary buffer. Since the value read at this time is used as the address, it must be 32 bits.

If the data bus is 16 bits wide when the external memory space is accessed, two bus cycles

are necessary.

1st and 2nd bus

cycles

3rd bus cycle

4th bus cycle

DMAC

SAR3

DAR3

Data

buffer

Memory

Transfer source

module

Transfer destination

module

Temporary

buffer

The value in the temporary buffer is taken as the address, and data is read from the

transfer source module to the data buffer.

SAR3

DAR3

Data

buffer

Memory

Transfer source

module

Transfer destination

module

Temporary

buffer

The DAR3 value is taken as the address, and the value in the data buffer is written to the

transfer destination module.

Note:

Memory, transfer source, and transfer destination modules are shown here.

In practice, connection can be made as long as it is within the address space.

DMAC

Figure 9.5 Dual Address Mode and Indirect Address Operation (16-Bit-Width External

Memory Space)

SH7052 데이터시트(PDF) 186 Page - Renesas Technology Corp

SH7052 데이터시트(HTML) 186 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL