SH7052 datasheet(311/919 Pages) RENESAS

311 / 919 page

285

• Bit 3—Interval Interrupt Bit 13A/13B (ITVE13A/ITVE13B): INTC interval interrupt setting

bit corresponding to bit 13 in TCNT0. The rise of bit 13 in TCNT0 is ANDed with ITVE13x,

the result is stored in IIF2x in TSR0, and an interrupt request is sent to the CPU.

Bit 3: ITVE13x

Description

Interrupt request (ITV2x) by rise of TCNT0 bit 13 is disabled

(Initial value)

Interrupt request (ITV2x) by rise of TCNT0 bit 13 is enabled

x = A or B

• Bit 2—Interval Interrupt Bit 12A/12B (ITVE12A/ITVE12B): INTC interval interrupt setting

bit corresponding to bit 12 in TCNT0. The rise of bit 12 in TCNT0 is ANDed with ITVE12x,

the result is stored in IIF2x in TSR0, and an interrupt request is sent to the CPU.

Bit 2: ITVE12x

Description

Interrupt request (ITV2x) by rise of TCNT0 bit 12 is disabled

(Initial value)

Interrupt request (ITV2x) by rise of TCNT0 bit 12 is enabled

x = A or B

• Bit 1—Interval Interrupt Bit 11A/11B (ITVE11A/ITVE11B): INTC interval interrupt setting

bit corresponding to bit 11 in TCNT0. The rise of bit 11 in TCNT0 is ANDed with ITVE11x,

the result is stored in IIF2x in TSR0, and an interrupt request is sent to the CPU.

Bit 1: ITVE11x

Description

Interrupt request (ITV2x) by rise of TCNT0 bit 11 is disabled

(Initial value)

Interrupt request (ITV2x) by rise of TCNT0 bit 11 is enabled

x = A or B

• Bit 0—Interval Interrupt Bit 10 (ITVE10): INTC interval interrupt setting bit corresponding to

bit 10 in TCNT0. The rise of bit 10 in TCNT0 is ANDed with ITVE10x, the result is stored in

IIF2x in TSR0, and an interrupt request is sent to the CPU.

Bit 0: ITVE10x

Description

Interrupt request (ITV2x) by rise of TCNT0 bit 10 is disabled

(Initial value)

Interrupt request (ITV2x) by rise of TCNT0 bit 10 is enabled

x = A or B

For details, see section 10.3.7, Interval Timer Functions.

SH7052 데이터시트(PDF) 311 Page - Renesas Technology Corp