SH7708 datasheet(148/633 Pages) RENESAS

148 / 633 page

130

7.2.9

Break Data Register B (BDRB)

Bit:

Bit name:

BDB31

BDB30

BDB29

BDB28

BDB27

BDB26

BDB25

BDB24

Initial value:

—

R/W:

R/W

Bit:

Bit name:

BDB23

BDB22

BDB21

BDB20

BDB19

BDB18

BDB17

BDB16

Initial value:

—

R/W:

R/W

Bit:

Bit name:

BDB15

BDB14

BDB13

BDB12

BDB11

BDB10

BDB9

BDB8

Initial value:

—

R/W:

R/W

Bit:

Bit name:

BDB7

BDB6

BDB5

BDB4

BDB3

BDB2

BDB1

BDB0

Initial value:

—

R/W:

R/W

Break data register B (BDRB) is a 32-bit read/write register that specifies the data that is the break

condition for channel B data breaks. BDRB is not initialized by a reset.

BDRB Bits 31 to 0—Break Data B31 to B0 (BDB31 to BDB0): These bits store the data that is

the break condition for break channel B.

When byte access has been specified by the SZB bit in the BBRB register, set the same byte data

in bits BDB15–BDB8 as has been set in bits BDB7–BDB0. Bits BDB31–BDB16 are ignored

when either byte or word access is specified. When the instruction fetch cycle is specified as a

channel B break condition, or when the data bus is not included in the conditions according to the

DBEB bit specification in BRCR (0), the BDRB value is ignored.

SH7708 데이터시트(PDF) 148 Page - Renesas Technology Corp

SH7708 데이터시트(HTML) 148 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL