7721 datasheet(62/577 Pages) RENESAS

62 / 577 page

CONNECTION WITH EXTERNAL DEVICES

7721 Group User’s Manual

3–15

3.4 Hold function

Data

R/W

HOLD

ALE

Floating

Address B

Address A

When a Hold request is accepted, not a new address but the address which was output

immediately before is output again.

ST1

ST0

Bus request (Hold)

Bus request sampling

Transfer of right

to use bus

<When inputting “L” level to HOLD pin while bus is used; when data access is

completed with continuous 2-bus cycle>

q State when inputting “L” level to HOLD pin

16 (Access beginning at odd address)

Used

External data bus

Data length

External data bus width

Clock

(Note 2)

Floating

Address A + 1

Data

External address bus /

External data bus

External address bus

BLE, BHE

Bus in use

Hold state

Bus in use

Notes 1: The above diagram shows the case of 2-

access in low-speed running.

2: Clock

has the same polarity and the same frequency as .

Timing of signals to be input from or output to the external is ordained on the basis

of clock

3: Bus request (Hold) and bus request sampling are internal signals.

Floating

(Note 3)

Transfer of right

to use bus

Fig. 3.4.3 Timing of acceptance of Hold request and termination of Hold state (3)

7721 데이터시트(PDF) 62 Page - Renesas Technology Corp

7721 데이터시트(HTML) 62 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL