전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

7721 데이터시트(PDF) 113 Page - Renesas Technology Corp

부품명 7721
상세설명  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 데이터시트(HTML) 113 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 109Page - Renesas Technology Corp 7721 Datasheet HTML 110Page - Renesas Technology Corp 7721 Datasheet HTML 111Page - Renesas Technology Corp 7721 Datasheet HTML 112Page - Renesas Technology Corp 7721 Datasheet HTML 113Page - Renesas Technology Corp 7721 Datasheet HTML 114Page - Renesas Technology Corp 7721 Datasheet HTML 115Page - Renesas Technology Corp 7721 Datasheet HTML 116Page - Renesas Technology Corp 7721 Datasheet HTML 117Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 577 page
background image
7721 Group User’s Manual
INTERRUPTS
7–16
7.8 Return from interrupt routine
When the RTI instruction is executed at the end of the interrupt routine, the contents of the program bank
register (PG), program counter (PC), and processor status register (PS) which were pushed onto the stack
area just before the INTACK sequence, are automatically pulled. After this, the control returns to the original
routine. And then, the suspended processing, which was in progress before the acceptance of the interrupt
request, is resumed.
Before the RTI instruction is executed, pull registers which were pushed by software in the interrupt routine,
using the PUL instruction, etc.
7.9 Multiple interrupts
Just after a branch is made to an interrupt routine, the following occur:
•Interrupt disable flag (I) = “1” (Interrupts are disabled)
•Interrupt request bit of accepted interrupt = “0”
•Processor interrupt priority level (IPL) = Interrupt priority level of accepted interrupt
Accordingly, as long as the IPL remains unchanged, an interrupt request whose priority level is higher than
that of the interrupt which is in progress can be accepted by clearing the interrupt disable flag (I) to “0” in
an interrupt routine. In this way, multiple interrupts are processed.
Figure 7.9.1 shows the processing for multiple interrupts.
An interrupt request which has not been accepted because its priority level is lower is held. When the RTI
instruction is executed, the interrupt priority level of the routine which was in progress at acceptance of an
interrupt request is pulled into the IPL. Therefore, if the following relationship is satisfied when interrupt
priority level detection is performed next, the held interrupt request is accepted.
Held interrupt request’s priority level > Processor interrupt priority level (IPL)
7.8 Return from interrupt routine, 7.9 Multiple interrupts



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com