전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

7733 데이터시트(PDF) 353 Page - Renesas Technology Corp

부품명 7733
상세설명  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 데이터시트(HTML) 353 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 349Page - Renesas Technology Corp 7733 Datasheet HTML 350Page - Renesas Technology Corp 7733 Datasheet HTML 351Page - Renesas Technology Corp 7733 Datasheet HTML 352Page - Renesas Technology Corp 7733 Datasheet HTML 353Page - Renesas Technology Corp 7733 Datasheet HTML 354Page - Renesas Technology Corp 7733 Datasheet HTML 355Page - Renesas Technology Corp 7733 Datasheet HTML 356Page - Renesas Technology Corp 7733 Datasheet HTML 357Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 353 / 940 page
background image
RESET
7733 Group User’s Manual
13–2
RESET
Ž
“H”
“L”
Œ

4 to 5 cycles of
internal clock
2 s or more
Internal processing
sequence after reset
Program executed
13.1 Hardware reset
How to reset the microcomputer is described below. There are two methods to reset the microcomputer:
hardware reset and software reset.
13.1 Hardware reset
When the power source voltage satisfies the recommended operating conditions, the microcomputer is reset
______
by applying “L” level to pin RESET. (This is called “Hardware reset.”) Figure 13.1.1 shows an example of
hardware reset timing.
The microcomputer’s operation during periods Œ to  is described below.
Œ
______
After “L” level is applied to pin RESET, pins are initialized within a period of several ten ns. (Refer to
Table 13.1.1.)

______
______
While pin RESET is at “L” level or within a period of 4 to 5 cycles of internal clock
φ after pin RESET’s
level changes from “L” to “H,” the central processing unit (CPU) and SFR area are initialized. At this time,
the contents of the internal RAM area is undefined (except the cases where the stop or wait mode is
terminated.). Refer to Figures 13.1.2 to 13.1.6.
Ž After , “Internal processing sequence after reset” is performed. Refer to Figure 13.1.7.
 A program is executed beginning with the address set in the reset vector addresses (addresses FFFE16
and FFFF16).
Fig. 13.1.1 Example of hardware reset timing (when main clock is stably supplied.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com