전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

7733 데이터시트(PDF) 96 Page - Renesas Technology Corp

부품명 7733
상세설명  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 데이터시트(HTML) 96 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 92Page - Renesas Technology Corp 7733 Datasheet HTML 93Page - Renesas Technology Corp 7733 Datasheet HTML 94Page - Renesas Technology Corp 7733 Datasheet HTML 95Page - Renesas Technology Corp 7733 Datasheet HTML 96Page - Renesas Technology Corp 7733 Datasheet HTML 97Page - Renesas Technology Corp 7733 Datasheet HTML 98Page - Renesas Technology Corp 7733 Datasheet HTML 99Page - Renesas Technology Corp 7733 Datasheet HTML 100Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 940 page
background image
7733 Group User's Manual
4–17
INTERRUPTS
4.8 Return from interrupt routine
When the RTI instruction is executed at the end of an interrupt routine, the contents of the program bank
register (PG), program counter (PC), and processor status register (PS) which were pushed onto the stack
area immediately before the INTACK sequence are automatically pulled. And then, a program returns to the
original routine and the suspended process is resumed.
Before the RTI instruction is executed, by executing the PUL instruction or others, make sure to pull
registers which were pushed by software in an interrupt routine. Make sure that the data length and register
length for the pull operation are equal to those for the push operation.
4.9 Multiple interrupts
When a program branches to an interrupt routine, the following occurs:
q Interrupt disable flag (I) = “1” (Interrupts are disabled.)
q Interrupt request bit of accepted interrupt = “0”
q Processor interrupt priority level (IPL) = Interrupt priority level of accepted interrupt
Therefore, as long as the IPL remains unchanged, by clearing the interrupt disable flag (I) to “0” in an
interrupt routine, an interrupt request whose priority level is higher than the priority level of the interrupt
which is in progress can be accepted. In this way, multiple interrupts are processed.
Figure 4.9.1 shows how multiple interrupts are processed.
An interrupt request which is not accepted because its priority level is lower is held. When the RTI instruction
is executed, the interrupt priority level of the routine which was in progress at acceptance of an interrupt
request is pulled to the IPL. Therefore, if the following relationship is satisfied when interrupt priority level
detection is performed next, the held interrupt request is accepted.
Held interrupt request’s priority level > Processor interrupt priority level (IPL) which is pulled
4.8 Return from interrupt routine, 4.9 Multiple interrupts



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com