전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

7733 데이터시트(PDF) 170 Page - Renesas Technology Corp

부품명 7733
상세설명  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 데이터시트(HTML) 170 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 166Page - Renesas Technology Corp 7733 Datasheet HTML 167Page - Renesas Technology Corp 7733 Datasheet HTML 168Page - Renesas Technology Corp 7733 Datasheet HTML 169Page - Renesas Technology Corp 7733 Datasheet HTML 170Page - Renesas Technology Corp 7733 Datasheet HTML 171Page - Renesas Technology Corp 7733 Datasheet HTML 172Page - Renesas Technology Corp 7733 Datasheet HTML 173Page - Renesas Technology Corp 7733 Datasheet HTML 174Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 940 page
background image
TIMER B
7733 Group User’s Manual
7–7
7.2.4 Timer Bi interrupt control register
Figure 7.2.4 shows the structure of the timer Bi interrupt control register. For details about interrupts, refer
to chapter “4. INTERRUPTS”
Fig. 7.2.4 Structure of timer Bi interrupt control register
(1) Interrupt priority level selection bits (bits 2 to 0)
These bits select a timer Bi interrupt’s priority level. When using timer Bi interrupts, select one priority
level from levels 1 to 7. If a timer Bi interrupt request is generated, its priority level is compared with
the processor interrupt priority level (IPL), and then the requested interrupt is enabled only when its
priority level is higher than the IPL. (However, this is applied when the interrupt disable flag (I) = “0.”)
When disabling timer Bi interrupts, set these bits to “0002” (Level 0).
(2) Interrupt request bit (bit 3)
This bit is set to “1” when a timer Bi interrupt request is generated. This bit is automatically cleared
to “0” when the timer Bi interrupt request is accepted. This bit can be set to “1” or cleared to “0” by
software.
At reset
Bit
7 to 4
Not implemented.
2
1
0
Interrupt priority level selection
bits
Bit name
Un-
defined
0
0
0
0
—
RW
Functions
0 0 0: Level 0 (Interrupt is disabled.)
0 0 1: Level 1
Priority is low.
0 1 0: Level 2
0 1 1: Level 3
1 0 0: Level 4
1 0 1: Level 5
1 1 0: Level 6
1 1 1: Level 7
Priority is high.
b2 b1 b0
0: No interrupt request has occurred.
1: Interrupt request has occurred.
b7
b6
b5
b4
b3
b2
b1
b0
Timer Bi interrupt control register (i = 0 to 2)
(addresses 7A16 to 7C16)
RW
RW
RW
RW
3
Interrupt request bit
7.2 Block description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com