 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TMS320VC33 데이터시트(PDF) 28 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC33 데이터시트(HTML) 28 Page - Texas Instruments |
|
|
28 / 57 page  TMS320VC33 DIGITAL SIGNAL PROCESSOR SPRS087E − FEBRUARY 1999 − REVISED JANUARY 2004 28 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 phase-locked loop (PLL) circuit timing switching characteristics over recommended operating conditions for phase-locked loop using EXTCLK or on-chip crystal oscillator† PARAMETER MIN MAX UNIT Fpllin Frequency range, PLL input 5 15 MHz Fpllout Frequency range, PLL output 25 75 MHz Ipll PLL current, CVDD supply 2 mA Ppll PLL power, CVDD supply 5 mW PLLdc PLL output duty cycle at H1 45 55 % PLLJ PLL output jitter, Fpllout = 25 MHz 400 ps PLLLOCK PLL lock time in input cycles 1000 cycles † Duty cycle is defined as 100*t1/(t1+t2)% To ensure clean internal clock references, the minimal low and high pulse durations must be maintained. At high frequencies, this may require a fast rise and fall time as well as a tightly controlled duty cycle. At lower frequencies, these requirements are less restrictive when in x1 and x0.5 modes. The PLL, however, must have an input duty cycle of between 40% and 60% for proper operation. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
