ATmega64A datasheet(189/392 Pages) ATMEL

189 / 392 page

189

8160C–AVR–07/09

ATmega64A

Figure 20-7. Stop Bit Sampling and Next Start Bit Sampling

The same majority voting is done to the stop bit as done for the other bits in the frame. If the stop

bit is registered to have a logic 0 value, the Frame Error n (FEn) flag will be set.

A new high to low transition indicating the start bit of a new frame can come right after the last of

the bits used for majority voting. For Normal Speed mode, the first low level sample can be at

point marked (A) in Figure 20-7. For Double Speed mode the first low level must be delayed to

(B). (C) marks a stop bit of full length. The early start bit detection influences the operational

range of the Receiver.

20.8.3

Asynchronous Operational Range

The operational range of the Receiver is dependent on the mismatch between the received bit

rate and the internally generated baud rate. If the Transmitter is sending frames at too fast or too

slow bit rates, or the internally generated baud rate of the receiver does not have a similar (see

Table 20-2) base frequency, the Receiver will not be able to synchronize the frames to the start

bit.

The following equations can be used to calculate the ratio of the incoming data rate and internal

receiver baud rate.

Sum of character size and parity size (D = 5 to 10 bit)

Samples per bit. S = 16 for Normal Speed mode and S = 8 for Double Speed

mode.

First sample number used for majority voting. S

F = 8 for Normal Speed and SF = 4

for Double Speed mode.

Middle sample number used for majority voting. S

M = 9 for Normal Speed and

M = 5 for Double Speed mode.

slow

is the ratio of the slowest incoming data rate that can be accepted in relation to the

receiver baud rate. R

fast is the ratio of the fastest incoming data rate that can be

accepted in relation to the receiver baud rate.

Table 20-2 and Table 20-3 list the maximum Receiver baud rate error that can be tolerated. Note

that Normal Speed mode has higher toleration of baud rate variations.

0/1

STOP 1

123

0/1

RxD

Sample

(U2X = 0)

Sample

(U2X = 1)

(A)

(B)

(C)

Rslow

D 1

()S

S 1

–

⋅

-------------------------------------------

Rfast

D 2

()S

D 1

()SS

-----------------------------------

ATmega64A 데이터시트(PDF) 189 Page - ATMEL Corporation

ATmega64A 데이터시트(HTML) 189 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL