전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ATmega64A 데이터시트(PDF) 30 Page - ATMEL Corporation

부품명 ATmega64A
상세설명  8-bit Microcontroller with 64K Bytes In-System Programmable Flash
PDF  392 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATmega64A 데이터시트(HTML) 30 Page - ATMEL Corporation

Back Button ATmega64A Datasheet HTML 26Page - ATMEL Corporation ATmega64A Datasheet HTML 27Page - ATMEL Corporation ATmega64A Datasheet HTML 28Page - ATMEL Corporation ATmega64A Datasheet HTML 29Page - ATMEL Corporation ATmega64A Datasheet HTML 30Page - ATMEL Corporation ATmega64A Datasheet HTML 31Page - ATMEL Corporation ATmega64A Datasheet HTML 32Page - ATMEL Corporation ATmega64A Datasheet HTML 33Page - ATMEL Corporation ATmega64A Datasheet HTML 34Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 392 page
background image
30
8160C–AVR–07/09
ATmega64A
7.6
Register Description
7.6.1
MCUCR – MCU Control Register
• Bit 7 – SRE: External SRAM/XMEM Enable
Writing SRE to one enables the External Memory Interface.The pin functions AD7:0, A15:8,
ALE, WR, and RD are activated as the alternate pin functions. The SRE bit overrides any pin
direction settings in the respective data direction registers. Writing SRE to zero, disables the
External Memory Interface and the normal pin and data direction settings are used.
• Bit 6 – SRW10: Wait State Select Bit
For a detailed description in non ATmega103 compatibility mode, see common description for
the SRWn bits below (XMRA description). In ATmega103 compatibility mode, writing SRW10 to
one enables the wait state and one extra cycle is added during read/write strobe as shown in
Figure 7-7.
7.6.2
XMCRA – External Memory Control Register A
• Bit 7 – Res: Reserved Bit
This is a reserved bit and will always read as zero. When writing to this address location, write
this bit to zero for compatibility with future devices.
• Bit 6:4 – SRL2, SRL1, SRL0: Wait State Sector Limit
It is possible to configure different wait states for different external memory addresses. The
external memory address space can be divided in two sectors that have separate wait-state bits.
The SRL2, SRL1, and SRL0 bits select the split of the sectors, see Table 7-2 and Figure 7-4. By
default, the SRL2, SRL1, and SRL0 bits are set to zero and the entire external memory address
space is treated as one sector. When the entire SRAM address space is configured as one sec-
tor, the wait states are configured by the SRW11 and SRW10 bits.
Bit
765
43210
0x35 (0x55)
SRE
SRW10
SE
SM1
SM0
SM2
IVSEL
IVCE
MCUCR
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial Value
000
00000
Bit
765
43210
(0x6D)
–
SRL2
SRL1
SRL0
SRW01
SRW00
SRW11
–
XMCRA
Read/Write
R
R/W
R/W
R/W
R/W
R/W
R/W
R
Initial Value
000
00000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com