전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

P89LPC915FDH 데이터시트(PDF) 32 Page - NXP Semiconductors

부품명 P89LPC915FDH
상세설명  8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V flash with 8-bit A/D converter
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

P89LPC915FDH 데이터시트(HTML) 32 Page - NXP Semiconductors

Back Button P89LPC915FDH Datasheet HTML 28Page - NXP Semiconductors P89LPC915FDH Datasheet HTML 29Page - NXP Semiconductors P89LPC915FDH Datasheet HTML 30Page - NXP Semiconductors P89LPC915FDH Datasheet HTML 31Page - NXP Semiconductors P89LPC915FDH Datasheet HTML 32Page - NXP Semiconductors P89LPC915FDH Datasheet HTML 33Page - NXP Semiconductors P89LPC915FDH Datasheet HTML 34Page - NXP Semiconductors P89LPC915FDH Datasheet HTML 35Page - NXP Semiconductors P89LPC915FDH Datasheet HTML 36Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 75 page
background image
P89LPC915_916_917_5
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 05 — 15 December 2009
32 of 75
NXP Semiconductors
P89LPC915/916/917
8-bit microcontrollers with accelerated two-clock 80C51 core
8.6 External clock input option
In this configuration, the processor clock is derived from an external source driving the
CLKIN pin. The rate may be from 0 Hz up to 18 MHz.
When using an external clock input frequency above 12 MHz, the reset input
function of P1.5 must be enabled. An external circuit is required to hold the device
in reset at power-up until VDD has reached its specified level. When system power is
removed VDD will fall below the minimum specified operating voltage. When using
an external clock input frequency above 12 MHz, in some applications, an external
brownout detect circuit may be required to hold the device in reset when VDD falls
below the minimum specified operating voltage.
8.7 CCLK wake-up delay
The P89LPC915/916/917 has an internal wake-up timer that delays the clock until it
stabilizes. The delay is 224 OSCCLK cycles plus 60
µsto100 µs.
8.8 CCLK modification: DIVM register
The OSCCLK frequency can be divided down up to 510 times by configuring a dividing
register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the
CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can
retain the ability to respond to events that would not exit Idle mode by executing its normal
program at a lower rate. This can also allow bypassing the oscillator start-up time in cases
where Power-down mode would otherwise be used. The value of DIVM may be changed
by the program at any time without interrupting code execution.
Fig 11. Block diagram of oscillator control
÷2
002aaa831
RTC
CPU
WDT
DIVM
CCLK
OSCCLK
XCLK
RCCLK
I2C
peripheral clock
TIMERS 1 AND 0
CLKIN
RC
OSCILLATOR
WATCHDOG
OSCILLATOR
(7.3728 MHz)
(400 kHz)
PCLK
RCCLK
SPI
(P89LPC916)
RTCS1:0
ADC1/DAC1
UART
BAUD RATE
GENERATOR
CLKOUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com