전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CDCE72010RGCT 데이터시트(PDF) 60 Page - Texas Instruments

Click here to check the latest version.
부품명 CDCE72010RGCT
상세설명  Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

CDCE72010RGCT 데이터시트(HTML) 60 Page - Texas Instruments

Back Button CDCE72010RGCT Datasheet HTML 56Page - Texas Instruments CDCE72010RGCT Datasheet HTML 57Page - Texas Instruments CDCE72010RGCT Datasheet HTML 58Page - Texas Instruments CDCE72010RGCT Datasheet HTML 59Page - Texas Instruments CDCE72010RGCT Datasheet HTML 60Page - Texas Instruments CDCE72010RGCT Datasheet HTML 61Page - Texas Instruments CDCE72010RGCT Datasheet HTML 62Page - Texas Instruments CDCE72010RGCT Datasheet HTML 63Page - Texas Instruments CDCE72010RGCT Datasheet HTML 64Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 73 page
background image
DEVICE LAYOUT
Onlyonesideofthepinpadsisshown.
Onlytwocapacitorsareillustrated.
TopSideThermalPADLayout
BottomSideThermalPADLayout
Onlytwocapacitorsareillustrated.
CDCE72010
SCAS858A – JUNE 2008 – REVISED JULY 2009.............................................................................................................................................................. www.ti.com
The CDCE72010 is a high performance device packaged in a QFN-64. The die has all the ground pins bounded
to the thermal PAD on the bottom of the package. Therefore it is essential that the connection from the thermal
PAD to the ground layers should be low impedance. In addition, the thermal path in a QFN package is via the
thermal PAD on the bottom of the package. Therefore, the layout of the PAD is very important and it will affect
the thermal performance as well as the overall performance of the device. The illustration shown provides
optimal performance in terms of thermal issues, inductance and power supply bypassing. The 10 X 10 Filled VIA
pattern recommended allows for a low inductance connection between the thermal ground pad and the ground
plane of the board. This pattern forms a low thermal resistive path for the heat generated by the die to get
dissipated through the ground plane and to the exposed bottom side ground pad. It is recommended that solder
mask not be used on this bottom side pad to maximize its effectiveness as a thermal heat sink. The
recommended layout drives the thermal conductivity to 22.8 C/W in still air and 13.8 C/W in a 100LFM air flow if
implemented on a JEDEC compliant test thermal board.
Figure 26. Device Layout
60
Submit Documentation Feedback
Copyright © 2008–2009, Texas Instruments Incorporated
Product Folder Link(s): CDCE72010



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com