전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CDCE72010RGCT 데이터시트(PDF) 63 Page - Texas Instruments

Click here to check the latest version.
부품명 CDCE72010RGCT
상세설명  Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

CDCE72010RGCT 데이터시트(HTML) 63 Page - Texas Instruments

Back Button CDCE72010RGCT Datasheet HTML 59Page - Texas Instruments CDCE72010RGCT Datasheet HTML 60Page - Texas Instruments CDCE72010RGCT Datasheet HTML 61Page - Texas Instruments CDCE72010RGCT Datasheet HTML 62Page - Texas Instruments CDCE72010RGCT Datasheet HTML 63Page - Texas Instruments CDCE72010RGCT Datasheet HTML 64Page - Texas Instruments CDCE72010RGCT Datasheet HTML 65Page - Texas Instruments CDCE72010RGCT Datasheet HTML 66Page - Texas Instruments CDCE72010RGCT Datasheet HTML 67Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 73 page
background image
UNIVERSAL OUTPUT BUFFERS
LVCMOS
LVCMOS
LVPECL
LVDS
Register(0to9)
RAMBits::
21
22
23
24
25
26
27
CDCE72010
www.ti.com.............................................................................................................................................................. SCAS858A – JUNE 2008 – REVISED JULY 2009
The CDCE72010 is designed to drive three types of clock signaling, LVPECL, LVDS, and LVCMOS from each of
the ten outputs. This super buffer that contains all three drivers is refered to as the Universal Output Buffer. Only
one driver can be enabled at one time. Each universal output buffer is made from four independent buffers in
parallel. When LVPECL mode is selected, only the LVPECL Buffer is enabled and the rest of the buffers are
3-stated and in low power mode. When Selecting LVDS, only the LVDS Buffer is enabled and the rest of the
buffers are 3-stated and in low power mode. When LVCMOS mode is selected, both LVCMOS drivers are
enabled. One LVCMOS buffer drives the negative side and the other buffer drives the positive pin.
The LVCMOS drivers are driven from the same output divider but have separate control bits. In SPI Mode, bits
22, 23, 24, and 25 of Registers 0 to 9 are used to put the LVCMOS buffer in active, inverting, low, or 3-state. In
CD Mode, those bits are used for different functions and the LVCMOS buffer can be active when selected or
3-state when their not.
Figure 29. Universal Output Buffer
Copyright © 2008–2009, Texas Instruments Incorporated
Submit Documentation Feedback
63
Product Folder Link(s): CDCE72010



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com