전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CDCE72010RGCT 데이터시트(PDF) 64 Page - Texas Instruments

Click here to check the latest version.
부품명 CDCE72010RGCT
상세설명  Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

CDCE72010RGCT 데이터시트(HTML) 64 Page - Texas Instruments

Back Button CDCE72010RGCT Datasheet HTML 60Page - Texas Instruments CDCE72010RGCT Datasheet HTML 61Page - Texas Instruments CDCE72010RGCT Datasheet HTML 62Page - Texas Instruments CDCE72010RGCT Datasheet HTML 63Page - Texas Instruments CDCE72010RGCT Datasheet HTML 64Page - Texas Instruments CDCE72010RGCT Datasheet HTML 65Page - Texas Instruments CDCE72010RGCT Datasheet HTML 66Page - Texas Instruments CDCE72010RGCT Datasheet HTML 67Page - Texas Instruments CDCE72010RGCT Datasheet HTML 68Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 73 page
background image
Output Dividers Synchronization
Reference Clock
REG0<Bit4> VCXOSEL
“1”
“0” REG6<Bit5>
DET_START_BYPASS
REG6<Bit2> FB_DETERM_DIV_SEL
“0” Feedback Divider Clock
“1” Divide by 2 Feedback Clock
Any of the Conditions will Produce a Conditional SYNC Start Signal:
1- REG9 <Bit11> INDET_BP is set to “0” & VCXO or AUX_CLK is available
2- REG9<Bit12> PLL_LOCK_BP is set to “0” & we have 1st Lock State
3- REG11<Bit19> PD_PLL is set to “0”& the PLL is ON
4- REG9<Bit13> LOW_FD_FB_EN is set to “1” N Divider Input Frequency above 600KHz
5- Write Activity to the Output Divider (s)
6- REG12<Bit8> Set to 1 ( /RESET Bit is Set to “1”)
7- REG12<Bit7> Set to 1 ( /Power Down Bit is Set to “1”)
/RESET Pin
“0”
1” REG9<Bit10>
STARTBYPASS
Feedback Clock
“0”
“1”
OUTPUT DIVIDERS
SYNC SIGNAL
Synchronizing Output Divider SYNC Signal
If the value of the bits described as inverted the function associated with it will be ignored
with respect to the sync start signal generation.
CDCE72010
SCAS858A – JUNE 2008 – REVISED JULY 2009.............................................................................................................................................................. www.ti.com
The CDCE72010 is a 10 output clock device with 8 output dividers and to insure that all the outputs are
synchronous a synchronization startup circuitry is used. The synchronization circuitry generates a pulse to reset
all the dividers in a way, that a predictable synchronous output is generated. The Synchronization signal can be
generated from different sources and can be synchronized to a specific clock. The Block diagram below
illustrates the signal path of the Output Divider Sync Signal. This function is assured up to 500 MHz.
NOTE:
The minimum frequency required for the output synchronization block to work properly
is 1 MHz.
Figure 30. Output Divider Synchronization Block Diagram
64
Submit Documentation Feedback
Copyright © 2008–2009, Texas Instruments Incorporated
Product Folder Link(s): CDCE72010



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com