UJA1075TWSLASH5V0SLASHWD datasheet(2/53 Pages) NXP

2 / 53 page

UJA1075_2

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 27 May 2010

2 of 53

NXP Semiconductors

UJA1075

High-speed CAN/LIN core system basis chip

Features and benefits

2.1 General

Contains a full set of CAN and LIN ECU functions:

CAN transceiver and LIN transceiver

Scalable 3.3 V or 5 V voltage regulator delivering up to 250 mA for a

microcontroller and peripheral circuitry; an external PNP transistor can be

connected for better heat distribution over the PCB

Separate voltage regulator for the CAN transceiver (5 V)

Watchdog with Window and Timeout modes and on-chip oscillator

Serial Peripheral Interface (SPI) for communicating with the microcontroller

ECU power management system

Designed for automotive applications:

Excellent ElectroMagnetic Compatibility (EMC) performance

±8 kV ElectroStatic Discharge (ESD) protection Human Body Model (HBM) on the

CAN/LIN bus pins and the wake pins

±6 kV ElectroStatic Discharge (ESD) protection IEC 61000-4-2 on the CAN/LIN bus

pins and the wake pins

±58 V short-circuit proof CAN/LIN bus pins

Battery and CAN/LIN bus pins are protected against transients in accordance with

ISO 7637-3

Supports remote flash programming via the CAN bus

Small 6.1 mm

× 11 mm HTSSOP32 package with low thermal resistance

Pb-free; RoHS and dark green compliant

2.2 CAN transceiver

ISO 11898-2 and ISO 11898-5 compliant high-speed CAN transceiver

Dedicated low dropout voltage regulator for the CAN bus:

Independent of the microcontroller supply

Significantly improves EMC performance

Bus connections are truly floating when power is off

SPLIT output pin for stabilizing the recessive bus level

2.3 LIN transceiver

LIN 2.1 compliant LIN transceiver

Compliant with SAE J2602

Downward compatible with LIN 2.0 and LIN 1.3

Low slope mode for optimized EMC performance

Integrated LIN termination diode at pin DLIN

2.4 Power management

Wake-up via CAN, LIN or local wake pins with wake-up source detection

2 Wake pins:

WAKE1 and WAKE2 inputs can be switched off to reduce current flow

UJA1075TW/5V0/WD 데이터시트(PDF) 2 Page - NXP Semiconductors

UJA1075TW/5V0/WD 데이터시트(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

데이터시트 다운로드

링크 URL