전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

UJA1075TW/5V0/WD 데이터시트(PDF) 26 Page - NXP Semiconductors

부품명 UJA1075TW/5V0/WD
상세설명  High-speed CAN/LIN core system basis chip
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

UJA1075TW/5V0/WD 데이터시트(HTML) 26 Page - NXP Semiconductors

Back Button UJA1075TW/5V0/WD Datasheet HTML 22Page - NXP Semiconductors UJA1075TW/5V0/WD Datasheet HTML 23Page - NXP Semiconductors UJA1075TW/5V0/WD Datasheet HTML 24Page - NXP Semiconductors UJA1075TW/5V0/WD Datasheet HTML 25Page - NXP Semiconductors UJA1075TW/5V0/WD Datasheet HTML 26Page - NXP Semiconductors UJA1075TW/5V0/WD Datasheet HTML 27Page - NXP Semiconductors UJA1075TW/5V0/WD Datasheet HTML 28Page - NXP Semiconductors UJA1075TW/5V0/WD Datasheet HTML 29Page - NXP Semiconductors UJA1075TW/5V0/WD Datasheet HTML 30Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 53 page
background image
UJA1075_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 02 — 27 May 2010
26 of 53
NXP Semiconductors
UJA1075
High-speed CAN/LIN core system basis chip
edge on pin TXDL. If the pin remains LOW for longer than the TXDL dominant time-out
time (tto(dom)TXDL), the transmitter is disabled, driving the bus lines to a recessive state.
The timer is reset by a positive edge on the TXDL pin.
6.9 Local wake-up input
The SBC provides 2 local wake-up pins (WAKE1 and WAKE2). The edge sensitivity
(falling, rising or both) of the wake-up pins can be configured independently via the WIC1
and WIC2 bits in the Int_Control register Table 6). These bits can also be used to disable
wake-up via the wake-up pins. When wake-up is enabled, a valid wake-up event on either
of these pins will cause a wake-up interrupt to be generated in Standby mode or Normal
mode. If the SBC is in Sleep mode when the wake-up event occurs, it will wake up and
enter Standby mode. The status of the wake-up pins can be read via the wake-up level
status bits (WLS1 and WLS2) in the WD_and_Status register (Table 4).
Note that bits WLS1 and WLS2 are only active when at least one of the wake up interrupts
is enabled (WIC1
≠ 00 or WIC2 ≠ 00).
The sampling of the wake-up pins can be synchronized with the WBIAS signal by setting
bits WSE1 and WSE2 in the Int_Control register to 1 (if WSEx = 0, wake-up pins are
sampled continuously). The sampling will be performed on the rising edge of WBIAS (see
Figure 11). The sampling time, 16 ms or 64 ms, is selected via the Wake Bias Control bit
(WBC) in the Mode_Control register.
Figure 12 shows typical circuit for implementing cyclic sampling of the wake-up inputs.
Fig 11. Wake-up pin sampling synchronized with WBIAS signal
Wake-up int
WAKEx pin
WBIAS pin
WBIASI
(internal)
enable bias
disable bias
disable bias
wake level latched
015aaa078



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com