PC912XDP512F0MPVR datasheet(559/1348 Pages) FREESCALE

559 / 1348 page

Chapter 14 Voltage Regulator (S12VREG3V3V5)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

559

14.3.2

This section describes all the VREG_3V3 registers and their individual bits.

14.3.2.1

HT Control Register (VREGHTCL)

The VREGHTCL is reserved for test purposes. This register should not be written.

14.3.2.2

Control Register (VREGCTRL)

The VREGCTRL register allows the conﬁguration of the VREG_3V3 low-voltage detect features.

76543210

00000000

Reset

00000000

= Unimplemented or Reserved

Figure 14-2. HT Control Register (VREGHTCL)

76543210

00000

LVDS

LVIE

LVIF

Reset

00000000

= Unimplemented or Reserved

Figure 14-3. Control Register (VREGCTRL)

Table 14-3. VREGCTRL Field Descriptions

Field

Description

LVDS

Low-Voltage Detect Status Bit — This read-only status bit reﬂects the input voltage. Writes have no effect.

0 Input voltage VDDA is above level VLVID or RPM or shutdown mode.

1 Input voltage VDDA is below level VLVIA and FPM.

LVIE

Low-Voltage Interrupt Enable Bit

0 Interrupt request is disabled.

1 Interrupt will be requested whenever LVIF is set.

LVIF

Low-Voltage Interrupt Flag — LVIF is set to 1 when LVDS status bit changes. This ﬂag can only be cleared by

writing a 1. Writing a 0 has no effect. If enabled (LVIE = 1), LVIF causes an interrupt request.

0 No change in LVDS bit.

1 LVDS bit has changed.

Note: On entering the Reduced Power Mode the LVIF is not cleared by the VREG_3V3.

PC912XDP512F0MPVR 데이터시트(PDF) 559 Page - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 559 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL