전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC912XDP512F0MPVR 데이터시트(PDF) 875 Page - Freescale Semiconductor, Inc

부품명 PC912XDP512F0MPVR
상세설명  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 875 Page - Freescale Semiconductor, Inc

Back Button PC912XDP512F0MPVR Datasheet HTML 871Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 872Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 873Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 874Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 875Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 876Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 877Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 878Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 879Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 875 / 1348 page
background image
Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor
877
22.3.2.68 Port AD1 Data Direction Register 0 (DDR0AD1)
Read: Anytime.
Write: Anytime.
This register configures pin PAD[23:16] as either input or output.
76543210
R
DDR0AD123 DDR0AD122 DDR0AD121 DDR0AD120 DDR0AD119 DDR0AD118 DDR0AD117 DDR0AD116
W
Reset
00000000
Figure 22-70. Port AD1 Data Direction Register 0 (DDR0AD1)
Table 22-61. DDR0AD1 Field Descriptions
Field
Description
7–0
DDR0AD1[23:16]
Data Direction Port AD1 Register 0
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is
read on PTAD10 register, when changing the DDR0AD1 register.
Note: To use the digital input function on Port AD1 the ATD1 digital input enable register (ATD1DIEN0) has
to be set to logic level “1”.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com