전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9961-EBZ 데이터시트(PDF) 32 Page - Analog Devices

부품명 AD9961-EBZ
상세설명  10-/12-Bit, Low Power, Broadband MxFE
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9961-EBZ 데이터시트(HTML) 32 Page - Analog Devices

Back Button AD9961-EBZ Datasheet HTML 28Page - Analog Devices AD9961-EBZ Datasheet HTML 29Page - Analog Devices AD9961-EBZ Datasheet HTML 30Page - Analog Devices AD9961-EBZ Datasheet HTML 31Page - Analog Devices AD9961-EBZ Datasheet HTML 32Page - Analog Devices AD9961-EBZ Datasheet HTML 33Page - Analog Devices AD9961-EBZ Datasheet HTML 34Page - Analog Devices AD9961-EBZ Datasheet HTML 35Page - Analog Devices AD9961-EBZ Datasheet HTML 36Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 60 page
background image
AD9961/AD9963
Rev. 0 | Page 32 of 60
Register Name
Register
Address
Bit(s)
Parameter
Function
100000: V
REF = 0.8 V.
100001: V
REF = 0.80625 V.
111111 : V
REF = 0.99375 V.
DLL Control 0
0x71
7
ADCCLKSEL
1: selects DLL output as the ADC sampling clock.
0: selects external clock as the ADC sampling clock.
6
DACCLKSEL
1: selects DLL output as the DAC sampling clock.
0: selects external clock as the DAC sampling clock.
5
Unused
4
DLL_REF_EN
1: enables the input reference clock to the DLL.
3:0
N[3:0]
Sets DLL divide ratio (1 to 8) at the output of the DLL.
0000: not valid.
0001: 1.
0010: 2.
0110: 6.
0111: not valid.
1000: 8.
1001: not valid.
1111: not valid.
DLL Control 1
0x72
7
DLL_Locked
1: DLL has locked to reference clock (read only).
6:5
DLLDIV[1:0]
00: DLL output is directly driven out. Divider is bypassed.
01: DLL output is directly driven out. Divider is bypassed.
10: DLL output is divided by 2.
11: DLL output is divided by 4.
4:0
M[4:0]
Sets DLL multiplication factor (1 to 32).
00000: 1.
00001: 2.
11111: 32.
DLL Control 2
0x75
7:4
0
Set these bits to 0.
3
DLL_RESB
Reset DLL. The DLL must be reset by a low to high transition on this bit
each time the DLL configuration is changed or the reference frequency is
changed.
2:0
0
Set these bits to 0.
Aux ADC Config
0x77
7:6
CONV_TIME[1:0]
Sets the number of AUXADCCLK cycles required to perform a conversion.
and Conversion
Start
00: 20 AUXADCCLK cycles.
01: 22 AUXADCCLK cycles.
10: 26 AUXADCCLK cycles.
11: 34 AUXADCCLK cycles.
5:3
Unused
2:0
AUXADC_CH[2:0]
Selects analog input channel to the auxiliary ADC.
000: AUXIN1, Pin 72.
001: AUXIO2, Pin 71.
010: AUXIO3, Pin 70.
011: internal VPTAT voltage.
100: internal VCMLI voltage.
101: internal VCMLQ voltage.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com