ACS411CS datasheet(25/43 Pages) SEMTECH

25 / 43 page

ACS411CS PRE-RELEASE Issue 6.0 July 1999.

Jitter Characteristics

The receive path includes a Phase Locked Loop block,

which provides an independent PLL for each

transmission channel. The purpose of each PLL is to

regenerate the clock signal such that it tracks the

transmit clock of the far end modem. The PLL will also

attenuate the jitter present in the received data stream.

For E1, E2, T1 and T2 modes, the PLL algorithm

implemented is entirely digital. For E3, T3 and OC1/

STS1 modes, the PLL block utilised a mixed signal PLL

algorithm. The mixed signal PLL does not require the

use of external tuning components.

T1 Jitter Tolerance

0.1

100

1000

1.0E-01

1.0E+00

1.0E+01

1.0E+02

1.0E+03

1.0E+04

1.0E+05

T1 Jitter Transfer

-60

-50

-40

-30

-20

-10

1.0E-01

1.0E+00

1.0E+01

1.0E+02

1.0E+03

1.0E+04

1.0E+05

The dynamic range of all PLL algorithms is +/- 500ppm.

The dynamic range is used to accommodate oscillator

frequency differences between the two communicating

modems, as well as any jitter and wander present in the

received data stream.

The jitter characteristics for the ACS4110 is independent

of the binary content of the transmitted data stream.

T1 Jitter specification

When configured for T1 operation, the Jitter Tolerance

and Jitter Transfer performance conforms to that

specified in AT&T Publication 62411.

Figure 15: T1 Jitter specifications.

ACS411CS 데이터시트(PDF) 25 Page - Semtech Corporation

ACS411CS 데이터시트(HTML) 25 Page - Semtech Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

데이터시트 다운로드

링크 URL