전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADP1046ACPZ-R7 데이터시트(PDF) 8 Page - Analog Devices

부품명 ADP1046ACPZ-R7
상세설명  Digital Controller for Isolated
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADP1046ACPZ-R7 데이터시트(HTML) 8 Page - Analog Devices

Back Button ADP1046ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 9Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 10Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 11Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 96 page
background image
ADP1046
Data Sheet
Rev. 0 | Page 8 of 96
Parameter
Symbol
Test Conditions/Comments
Min
Typ
Max
Unit
Measurement Accuracy
Factory trimmed at 1 V
0 mV to 160 mV
−0.5
+0.5
% FSR
−8
+8
mV
0% to 100% of usable input voltage range
−3.0
+3.0
% FSR
−42
+42
mV
Temperature Readings
According to Internal
Linearization Scheme
RTD source set to 46 μA (Register 0x11 set to
0xE6); NTC R0 = 100 kΩ, 1%, beta = 4250, 1%;
REXT = 16.5 kΩ, 1%
25°C to 100°C
7
°C
100°C to 125°C
5
°C
OTP
Threshold Accuracy
T = 85°C with 100 kΩ||16.5 kΩ
−0.9
+0.25
% FSR
−14.4
+4
mV
T = 100°C with 100 kΩ||16.5 kΩ
−0.5
+1.1
% FSR
−8
+17.6
mV
Comparator Speed
10.5
ms
OTP Threshold Hysteresis
16
mV
PGOOD1, PGOOD2, SHAREo PINS
(OPEN DRAIN)
Output Low Voltage
VOL
0.4
V
PSON, FLAGIN, SHAREi PINS
(DIGITAL INPUTS)
Input Low Voltage
VIL
0.4
V
Input High Voltage
VIH
VDD − 0.4
V
FLAGIN Propagation Delay
Does not include debounce time (Register
0x0A[3] = 1); flag action set to disable PSU
200
ns
Leakage Current
1.0
μA
GATE PIN
Output Low Voltage
VOL
0.4
V
Output High Voltage
VOH
VDD − 0.4
V
SDA/SCL PINS
VDD = 3.3 V
Input Low Voltage
VIL
0.4
V
Input High Voltage
VIH
VDD − 0.4
V
Output Low Voltage
VOL
0.4
V
Leakage Current
1.0
μA
SERIAL BUS TIMING
See Figure 3
Clock Operating Frequency
10
100
400
kHz
Bus-Free Time
tBUF
Between stop and start conditions
1.3
μs
Start Hold Time
tHD;STA
Hold time after (repeated) start condition;
after this period, the first clock is generated
0.6
μs
Start Setup Time
tSU;STA
Repeated start condition setup time
0.6
μs
Stop Setup Time
tSU;STO
0.6
μs
SDA Setup Time
tSU;DAT
100
ns
SDA Hold Time
tHD;DAT
For readback
125
ns
For write
300
ns
SCL Low Timeout
tTIMEOUT
25
35
ms
SCL Low Period
tLOW
1.3
μs
SCL High Period
tHIGH
0.6
μs
Clock Low Extend Time
tLO;SEXT
25
ms
SCL, SDA Fall Time
tF
20
300
ns
SCL, SDA Rise Time
tR
20
300
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com