| 전자부품 데이터시트 검색엔진 |
|
ADP1046ACPZ-R7 데이터시트(PDF) 21 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1046ACPZ-R7 데이터시트(HTML) 21 Page - Analog Devices |
|
21 / 96 page ![]() Data Sheet ADP1046 Rev. 0 | Page 21 of 96 OrFET ENABLE UVP t0 PSON VS3 VS1 (VS1 – VS2) VOLTAGE OrFET GATE LOOP CONTROLLED FROM VS1 LOOP CONTROLLED FROM VS3 UVP FLAG PGOOD1 PS_ON DELAY (REG 0x2C[4:3]) RAMP TIME (REG 0x5F[7:5]) PGOOD DEBOUNCE (REG 0x2D) Figure 23. Soft Start Timing Diagram PSON VOUT RAMP TIME (REG 0x5F[7:5]) 12.5% REF LIGHT LOAD FILTER (LLF) NORMAL MODE FILTER (NMF) OR SOFT START FILTER (SSF) NORMAL MODE FILTER (NMF) OR SOFT START FILTER (SSF) NORMAL MODE FILTER (NMF) OR SOFT START FILTER (SSF) LLF OR NMF BASED ON LOAD LLF OR NMF BASED ON LOAD Figure 24. Filter Sequencing at Startup |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |