전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STA369BWS 데이터시트(PDF) 30 Page - STMicroelectronics

부품명 STA369BWS
상세설명  2.1-channel 40-watt high-efficiency digital audio system Sound Terminal?
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA369BWS 데이터시트(HTML) 30 Page - STMicroelectronics

Back Button STA369BWS Datasheet HTML 26Page - STMicroelectronics STA369BWS Datasheet HTML 27Page - STMicroelectronics STA369BWS Datasheet HTML 28Page - STMicroelectronics STA369BWS Datasheet HTML 29Page - STMicroelectronics STA369BWS Datasheet HTML 30Page - STMicroelectronics STA369BWS Datasheet HTML 31Page - STMicroelectronics STA369BWS Datasheet HTML 32Page - STMicroelectronics STA369BWS Datasheet HTML 33Page - STMicroelectronics STA369BWS Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 89 page
background image
Register description
STA369BWS
30/89
Doc ID 16861 Rev 4
To make the STA369BWS work properly, the serial audio interface LRCKI clock must be
synchronous to the PLL output clock. It means that:
N-4< = (frequency of PLL clock) / (frequency of LRCKI) = < N+4 cycles,
where N depends on the settings in Table 12 on page 27.
the PLL must be locked.
If these two conditions are not met, and IDE bit (register 0x05, bit 2) is set to 1, the
STA369BWS immediately mutes the I2S PCM data out (provided to the processing block)
and it freezes any active processing task.
Clock desyncronization can happen during STA369BWS operation because of source
switching or TV channel change. To avoid audio side effects, like click or pop noise, it is
strongly recommended to complete the following actions:
1.
soft volume change
2.
I2C read /write instructions
while the serial audio interface and the internal PLL are still synchronous.
Delay serial clock enable
64 * fs
0000
1
I2S 24-bit data
0100
1
I2S 20-bit data
1000
1
I2S 18-bit data
1100
1
LSB first I2S 16-bit data
0001
1
Left-justified 24-bit data
0101
1
Left-justified 20-bit data
1001
1
Left-justified 18-bit data
1101
1
Left-justified 16-bit data
0010
1
Right-justified 24-bit data
0110
1
Right-justified 20-bit data
1010
1
Right-justified 18-bit data
1110
1
Right-justified 16-bit data
Table 20.
Delay serial clock enable
Bit
R/W
RST
Name
Description
5
R/W
0
DSCKE
0: no serial clock delay
1: serial clock delay by 1 core clock cycle to tolerate
anomalies in some I2S master devices
Table 19.
Supported serial audio input formats for LSB-first (SAIFB = 1) (continued)
BICKI
SAI [3:0]
SAIFB
Interface Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com