| 전자부품 데이터시트 검색엔진 |
|
STA369BWS 데이터시트(PDF) 50 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA369BWS 데이터시트(HTML) 50 Page - STMicroelectronics |
|
50 / 89 page ![]() Register description STA369BWS 50/89 Doc ID 16861 Rev 4 Binary output enable registers Each individual channel output can be set to output a binary PWM stream. In this mode output A of a channel is considered the positive output and output B is negative inverse. Limiter select Limiter selection can be made on a per-channel basis according to the channel limiter select bits. CxLS bits are not considered in case of Dual Band DRC (Section 6.13.1), EQ DRC (Section 6.13.2) or GDRC (Section 6.21) usage. . Output mapping Output mapping can be performed on a per channel basis according to the CxOM channel output mapping bits. Each input into the output configuration engine can receive data from any of the three processing channel outputs. . Table 61. Binary output enable registers CxBO Mode 0 FFX output operation 1 Binary output Table 62. Channel limiter mapping as a function of CxLS bits CxLS[1:0] Channel limiter mapping 00 Channel has limiting disabled 01 Channel is mapped to limiter #1 10 Channel is mapped to limiter #2 Table 63. Channel output mapping as a function of CxOM bits CxOM[1:0] Channel x output source from 00 Channel1 01 Channel 2 10 Channel 3 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |