STA381BWS datasheet(89/171 Pages) STMICROELECTRONICS

89 / 171 page

STA381BWS

Doc ID 018937 Rev 6

89/171

6.28

Short-circuit protection mode registers SHOK (address 0x58)

The following power bridge pins short-circuit protections are implemented in the

STA381BWS:

●

OUTxx vs. GNDx

●

OUTxx vs. VCCx

●

OUT1B vs. OUT2A

The protection is enabled when reg. 0x50 bit 0 (SHEN) is set to ‘1’. The protection will check

the short-circuit when the EAPD bit is toggled from ‘0’ to ‘1’ (i.e. the power bridge is switched

on), and only if the test passes (no short), does the power bridge leave the tristate condition.

GNDSH equal to ‘0’ means that OUTxx is shorted to ground, while the same value on

VCCSH means that OUTxx is shorted to Vcc, finally OUTSH=’0’ means that OUT1B is

shorted to OUT2A.

To be noted that once the check is performed, and the tristate released, the short protection

is not active anymore until the next EAPD 0->1 toggling which means that shorts that

happened during normal operation cannot be detected.

To be noted that register SHOK is meaningful only after the EAPD bit is set to ‘1’ at least

once.

The short-circuit protections implemented are effective only in BTL configuration, and they

must not be activated if a single-ended application scheme is needed.

Table 84.

PLL register 0x57 bits

Bit

R/W

RST

Name

Description

R/W

BYPSTATE

PLL bypass state

R/W

PDSTATE

PLL PD state

R/W

OSCOK

OSCI locked

R/W

LOWCK

Clock input low-frequency check

reserved

GNDSH

VCCSH

OUTSH

STA381BWS 데이터시트(PDF) 89 Page - STMicroelectronics

STA381BWS 데이터시트(HTML) 89 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL