STA381BWS datasheet(92/171 Pages) STMICROELECTRONICS

92 / 171 page

STA381BWS

92/171

Doc ID 018937 Rev 6

6.30.3

Channel PWM enable (CPWMEN) bit

This bit, when set, activates a mute output in case the volume reaches a value lower

than -76 dBFS.

6.30.4

External amplifier hardware pin enabler (LPDP, LPD LPDE) bits

Pin 42 (INTLINE), normally indicating a fault condition, using the following 3 register settings

can be reconfigured as a hardware pin enabler for an external headphone or line amplifier.

In particular the LPDE bit, when set, activates this function. Accordingly, the LPD value (0 or

1) is exported on pin 42 and in case of power-down assertion, pin 42 is tied to LPDP.

The LPDP bit, when set, negates the value programmed as the LPD value, refer to the

following table.

Table 86.

External amplifier enabler configuration bits

Figure 27.

Alternate function for INTLINE pin

6.30.5

Power-down delay selector (PNDLSL[2:0]) bits

The assertion of PWDN activates a counter that, by default, after 13 million clock cycles puts

the power bridge in tristate mode, independently from the fade-out time. Using these

registers it is possible to program this counter according to the following table.

LPDP

LPD

LPDE

Pin 42 output

INT_LINE

‘0 ’

LPD

“is th e device in powerdown?”

LP D P

LPD E

Po w er B rid ge Fau lt

IN T L IN E

STA381BWS 데이터시트(PDF) 92 Page - STMicroelectronics