| 전자부품 데이터시트 검색엔진 |
|
STA381BWS 데이터시트(PDF) 91 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA381BWS 데이터시트(HTML) 91 Page - STMicroelectronics |
|
91 / 171 page ![]() STA381BWS Register description: New Map Doc ID 018937 Rev 6 91/171 Table 85. Coefficients extended range configuration In this case the user can decide, for each filter stage, the right coefficient range. Note that for a given biquad the same range will be applied to the left and right (channel 1 and channel 2). The crossover biquad does not have the availability of this feature, maintaining the [-1;1) range unchanged. 6.30 Miscellaneous registers (address 0x5C, 0x5D) 6.30.1 Rate power-down enable (RPDNEN) bit In the STA381BWS, by default, the power-down pin and I2C power-down act on mute commands to perform the fade-out. This default can be changed so that the fade-out can be started using the master volume. The RPDNEN bit, when set, activates this feature. 6.30.2 Bridge immediately off (BRIDGOFF) bit (address 0x4B, bit D5) A fade-out procedure is started in the STA381BWS once the PWDN function is enabled, and after 13 million clock cycles (PLL internal frequency) the bridge is put in power-down (tristate mode). There is also the possibility to change this behavior so that the power bridge will be switched off immediately after the PWDN pin is tied to ground, without waiting for the 13 million clock cycles. The BRIDGOFF bit, when set, activates this function. Obviously the immediate power-down will generate a pop noise at the output, therefore this procedure must be used only in cases where pop noise is not relevant in the application. Note that this feature works only for hardware PWDN assertion and not for a power-down applied through the IIC interface. Refer to Section 6.30.5 if programming a different number of clock cycles is needed. CEXT_Bx[1] CEXT_Bx[0] Range 00 [-1;1) 01 [-2;2) 10 [-4;4) 1 1 Reserved D7 D6 D5 D4 D3 D2 D1 D0 RPDNEN Reserved BRIDGOFF Reserved Reserved CPWMEN Reserved Reserved 01 10 01 0 0 D7 D6 D5 D4 D3 D2 D1 D0 LPDP LPD LPDE PNDLSL[2] PNDLSL[1] PNDLSL[0] Reserved SHEN 01 00 11 0 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |