전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SPEAR1340 데이터시트(PDF) 8 Page - STMicroelectronics

부품명 SPEAR1340
상세설명  Dual-core Cortex A9 HMI embedded MPU
PDF  200 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR1340 데이터시트(HTML) 8 Page - STMicroelectronics

Back Button SPEAR1340 Datasheet HTML 4Page - STMicroelectronics SPEAR1340 Datasheet HTML 5Page - STMicroelectronics SPEAR1340 Datasheet HTML 6Page - STMicroelectronics SPEAR1340 Datasheet HTML 7Page - STMicroelectronics SPEAR1340 Datasheet HTML 8Page - STMicroelectronics SPEAR1340 Datasheet HTML 9Page - STMicroelectronics SPEAR1340 Datasheet HTML 10Page - STMicroelectronics SPEAR1340 Datasheet HTML 11Page - STMicroelectronics SPEAR1340 Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 200 page
background image
Device functions
SPEAr1340
8/200
Doc ID 023063 Rev 4
2.2
Multilayer interconnect matrix (BUSMATRIX)
The multilayer interconnect matrix is the connectivity infrastructure that enables data
exchange between the various blocks of the device. The BUSMATRIX supports parallel
communications between master and slave components, and ensures the maximum level of
system throughput.
Main features:
Hierarchical structure to meet the requirements of different system blocks and
peripherals:
high performance low latency
high performance medium latency
medium performance medium/long latency
slow peripherals and configurations
Power awareness through the power down request/acknowledgement of the power
management module
Single interrupt for outband signaling
2.3
Internal memories
SPEAr1340 integrates two embedded memories:
32 KB Boot ROM (BootROM)
Static RAM areas (SRAM)
2.3.1
BootROM
BootROM refers to the on-chip 32 KB ROM as well as the booting firmware pre-stored in
such memory. The supported booting devices are:
Serial NOR Flash
Parallel NOR Flash
NAND Flash
USB OTG
UART
SD/MMC
The BootROM firmware selects the booting device after reset by reading the status of the
STRAP[3:0] pins.
2.3.2
Static RAMs (SRAM)
A part of these memory areas is used during the bootstrap phase by BootROM firmware.
After booting, all SRAM areas are fully available for general purpose applications.
Main features:
32 KB of system RAM (SYSRAM0, single port)
When all power islands are switched off, SYSRAM0 loses its data content.
4 KB of Always-on RAM (SYSRAM1, single port)
When all power islands are switched off, SYSRAM1 maintains its data content.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com