전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SPEAR1340 데이터시트(PDF) 186 Page - STMicroelectronics

부품명 SPEAR1340
상세설명  Dual-core Cortex A9 HMI embedded MPU
PDF  200 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR1340 데이터시트(HTML) 186 Page - STMicroelectronics

Back Button SPEAR1340 Datasheet HTML 182Page - STMicroelectronics SPEAR1340 Datasheet HTML 183Page - STMicroelectronics SPEAR1340 Datasheet HTML 184Page - STMicroelectronics SPEAR1340 Datasheet HTML 185Page - STMicroelectronics SPEAR1340 Datasheet HTML 186Page - STMicroelectronics SPEAR1340 Datasheet HTML 187Page - STMicroelectronics SPEAR1340 Datasheet HTML 188Page - STMicroelectronics SPEAR1340 Datasheet HTML 189Page - STMicroelectronics SPEAR1340 Datasheet HTML 190Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 186 / 200 page
background image
Timing characteristics
SPEAr1340
186/200
Doc ID 023063 Rev 4
5.16
UART timing characteristics
tUARTCLK = 1/fUARTCLK with fUARTCLK in MHz
fBAUDRATE = the programmed baud rate frequency
For information related to baud rate generation, refer to:
●
Section 2.14: UART ports.
●
RM0078, Reference manual, SPEAr1340 architecture and functionality
Figure 47.
UART transmit and receive waveform
Note:
The above min. and max. values allow a deviation of
±1 baud cycle in a single bit time. The
accumulated deviation of a UART character frame must not exceed 3/(16*fbaudrate).
Table 101.
UART transmit timing characteristics
Symbol
Parameters
Min
Max
Unit
tBIT
UART duration of transmit data bit (B0..B7),
Parity bit (Pbit), Start bit, Stop bits
1/fbaudrate -
tUARTCLK -1
1/fbaudrate +
tUARTCLK +1
ns
Table 102.
UART receive timing characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
tBIT
Pulse duration of receive data bit
(B0 ..B7), Parity bit (Pbit), Start
bit, Stop bits(1)
1.
The time margin is with respect to a single bit accumulation and not with respect to the whole UART frame.
The start bit is sampled after the 8th baud cycle after a low is detected at input, Subsequently, each bit is
sampled at consecutive 16 baud cycles.
Baudrate = 6
Mbps
1/fbaudrate -
(tUARTCLK/2)
1/fbaudrate +
(tUARTCLK/2)
ns
1/fbaudrate -1/
(16*fbaudrate)
1/fbaudrate +
(16*fbaudrate)
ns
B0
B1
Start bit
UARTTXD
UARTRXD
Stop Bit
B2-- - B7
Pbit
tBIT
tBIT
tBIT
tBIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com