WM8352 datasheet(52/336 Pages) WOLFSON

52 / 336 page

WM8352

Production Data

PD, February 2011, Rev 4.4

12.3.3

BCLK CONTROL

In Master Mode, BCLK is derived from SYSCLK via a programmable division set by BCLK_DIV, as

described in Table 11. BCLK_DIV must be set to an appropriate value to ensure that there are

sufficient BCLK cycles to transfer the complete data words from the ADCs and to the DACs. When

the GPIO8 pin is used to provide ADCBCLK in Master mode, the clock rate on this pin is also

controlled by BCLK_DIV.

In Slave Mode, BCLK is generated externally and appears as an input to the CODEC. The host

device must provide sufficient BCLK cycles to transfer complete data words to the ADCs and DACs.

Note that, although the ADC and DAC can run at different sample rates, they share the same bit

clock BCLK in Master Mode. In the case where different ADC / DAC sample rates are used, the

BCLK frequency should be set according to the higher of the ADC / DAC bit rates. When the GPIO8

pin is used to provide ADCBCLK, and either the ADC or DAC is in Slave mode, then this restriction

does not apply.

Master/Slave operation for BCLK is controlled by the BCLK_MSTR register field.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R40 (28h)

Clock Control

7:4

BCLK_DIV [3:0]

0000

Sets BCLK rate for Master mode

0000 = SYSCLK

0001 = SYSCLK / 1.5

0010 = SYSCLK / 2

0011 = SYSCLK / 3

0100 = SYSCLK / 4

0101 = SYSCLK / 5.5

0101 = SYSCLK / 6

0111 = SYSCLK / 8

1000 = SYSCLK / 11

1001 = SYSCLK / 12

1010 = SYSCLK / 16

1011 = SYSCLK / 22

1100 = SYSCLK / 24

1101 = SYSCLK / 32

1110 = SYSCLK / 32

1111 = SYSCLK / 32

R115 (73h)

Audio I/F

DAC Control

BCLK_MSTR

Enables the Audio Interface BCLK

generation and enables the BCLK

pin for Master mode

0 = BCLK Slave Mode

1 = BCLK Master Mode

Table 11 BCLK Control

WM8352 데이터시트(PDF) 52 Page - Wolfson Microelectronics plc

WM8352 데이터시트(HTML) 52 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL